Merge branch 'master' of ssh://dryerzinia.io:/opt/git/Automation master
Merge branch 'master' of ssh://dryerzinia.io:/opt/git/Automation

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/Makefile
@@ -1,1 +1,114 @@
+#
+#  There exist several targets which are by default empty and which can be 
+#  used for execution of your targets. These targets are usually executed 
+#  before and after some main targets. They are: 
+#
+#     .build-pre:              called before 'build' target
+#     .build-post:             called after 'build' target
+#     .clean-pre:              called before 'clean' target
+#     .clean-post:             called after 'clean' target
+#     .clobber-pre:            called before 'clobber' target
+#     .clobber-post:           called after 'clobber' target
+#     .all-pre:                called before 'all' target
+#     .all-post:               called after 'all' target
+#     .help-pre:               called before 'help' target
+#     .help-post:              called after 'help' target
+#
+#  Targets beginning with '.' are not intended to be called on their own.
+#
+#  Main targets can be executed directly, and they are:
+#  
+#     build                    build a specific configuration
+#     clean                    remove built files from a configuration
+#     clobber                  remove all built files
+#     all                      build all configurations
+#     help                     print help mesage
+#  
+#  Targets .build-impl, .clean-impl, .clobber-impl, .all-impl, and
+#  .help-impl are implemented in nbproject/makefile-impl.mk.
+#
+#  Available make variables:
+#
+#     CND_BASEDIR                base directory for relative paths
+#     CND_DISTDIR                default top distribution directory (build artifacts)
+#     CND_BUILDDIR               default top build directory (object files, ...)
+#     CONF                       name of current configuration
+#     CND_ARTIFACT_DIR_${CONF}   directory of build artifact (current configuration)
+#     CND_ARTIFACT_NAME_${CONF}  name of build artifact (current configuration)
+#     CND_ARTIFACT_PATH_${CONF}  path to build artifact (current configuration)
+#     CND_PACKAGE_DIR_${CONF}    directory of package (current configuration)
+#     CND_PACKAGE_NAME_${CONF}   name of package (current configuration)
+#     CND_PACKAGE_PATH_${CONF}   path to package (current configuration)
+#
+# NOCDDL
 
+
+# Environment 
+MKDIR=mkdir
+CP=cp
+CCADMIN=CCadmin
+RANLIB=ranlib
+
+
+# build
+build: .build-post
+
+.build-pre:
+# Add your pre 'build' code here...
+
+.build-post: .build-impl
+# Add your post 'build' code here...
+
+
+# clean
+clean: .clean-post
+
+.clean-pre:
+# Add your pre 'clean' code here...
+# WARNING: the IDE does not call this target since it takes a long time to
+# simply run make. Instead, the IDE removes the configuration directories
+# under build and dist directly without calling make.
+# This target is left here so people can do a clean when running a clean
+# outside the IDE.
+
+.clean-post: .clean-impl
+# Add your post 'clean' code here...
+
+
+# clobber
+clobber: .clobber-post
+
+.clobber-pre:
+# Add your pre 'clobber' code here...
+
+.clobber-post: .clobber-impl
+# Add your post 'clobber' code here...
+
+
+# all
+all: .all-post
+
+.all-pre:
+# Add your pre 'all' code here...
+
+.all-post: .all-impl
+# Add your post 'all' code here...
+
+
+# help
+help: .help-post
+
+.help-pre:
+# Add your pre 'help' code here...
+
+.help-post: .help-impl
+# Add your post 'help' code here...
+
+
+
+# include project implementation makefile
+include nbproject/Makefile-impl.mk
+
+# include project make variables
+include nbproject/Makefile-variables.mk
+

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/funclist
@@ -1,1 +1,4 @@
-
+_main: CODE, 135 0 146
+__initialization: CODE, 130 0 2
+_isr: CODE, 4 0 125
+Total: 273

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/main.c
@@ -1,1 +1,233 @@
 
+#include <xc.h>
+
+// #pragma config statements should precede project file includes.
+// Use project enums instead of #define for ON and OFF.
+
+// CONFIG1
+#pragma config FOSC = INTOSC    // Oscillator Selection Bits (Internal HFINTOSC. I/O function on RA4 and RA5.)
+#pragma config WDTE = OFF       // Watchdog Timer Enable (WDT disabled)
+#pragma config PWRTE = OFF      // Power-up Timer Enable (PWRT disabled)
+#pragma config MCLRE = ON       // MCLR Pin Function Select (MCLR/VPP pin function is MCLR)
+#pragma config CP = OFF         // Flash Program Memory Code Protection (Program memory code protection is disabled)
+#pragma config BOREN = ON       // Brown-out Reset Enable (Brown-out Reset enabled)
+#pragma config CLKOUTEN = OFF   // Clock Out Enable (CLKOUT function is disabled. I/O or oscillator function on the CLKOUT pin)
+
+// CONFIG2
+#pragma config WRT = OFF        // Flash Memory Self-Write Protection (Write protection off)
+#pragma config PPS1WAY = OFF    // Peripheral Pin Select one-way control (The PPSLOCK bit can be set and cleared repeatedly by software)
+#pragma config ZCDDIS = ON      // Zero-cross detect disable (Zero-cross detect circuit is disabled at POR)
+#pragma config PLLEN = ON       // Phase Lock Loop enable (4x PLL is always enabled)
+#pragma config STVREN = ON      // Stack Overflow/Underflow Reset Enable (Stack Overflow or Underflow will cause a Reset)
+#pragma config BORV = LO        // Brown-out Reset Voltage Selection (Brown-out Reset Voltage (Vbor), low trip point selected.)
+#pragma config LPBOR = OFF      // Low-Power Brown Out Reset (Low-Power BOR is disabled)
+#pragma config LVP = OFF        // Low-Voltage Programming Enable (High-voltage on MCLR/VPP must be used for programming)
+
+#include <stdio.h>
+#include <stdint.h>
+#include <stdbool.h>
+#include <stdlib.h>
+
+#include <pic16f1703.h>
+
+volatile uint8_t level = 0;
+volatile uint8_t cycle_pos = 0;
+
+void interrupt isr(void){
+
+    if(PIR1bits.SSP1IF){
+
+        PIR1bits.SSP1IF = 0;
+
+        uint8_t stat, dummy;
+        stat = SSP1STAT & 0b00101101;
+
+        switch(stat){
+
+            case 0b00001001:
+                dummy = SSP1BUF;
+                break;
+
+            case 0b00101001:
+                level = SSP1BUF;
+                break;
+
+            default:
+                dummy = SSP1BUF;
+                break;
+        }
+
+        if(level == 0) LATAbits.LATA4 = 0;
+        else LATAbits.LATA4 = 1;
+
+    }
+    if(INTCONbits.IOCIF){
+
+        INTCONbits.IOCIF = 0;
+
+        if(IOCCFbits.IOCCF2){
+
+            IOCCFbits.IOCCF2 = 0;
+
+            if(level != 0) level = 0;
+            else level = 255;
+
+            if(level == 0) LATAbits.LATA4 = 0;
+            else LATAbits.LATA4 = 1;
+
+        }
+        if(IOCAFbits.IOCAF5){
+
+            IOCAFbits.IOCAF5 = 0;
+
+            if(level == 255)
+                LATAbits.LATA4 = 1;
+            else if(level == 0)
+                LATAbits.LATA4 = 0;
+            else {
+
+                // Reset timer to 0
+                TMR0 = 0;
+                cycle_pos = 0;
+                LATAbits.LATA4 = 0;
+
+            }
+        }
+    }
+    if(INTCONbits.TMR0IF){
+
+        INTCONbits.TMR0IF = 0;
+
+        if(level == 255)
+            LATAbits.LATA4 = 1;
+        else if(level == 0)
+            LATAbits.LATA4 = 0;
+        else {
+
+            cycle_pos++;
+
+            if(cycle_pos == level)
+                LATAbits.LATA4 = 1;
+            else if(cycle_pos == level + 5)
+                LATAbits.LATA4 = 0;
+
+        }
+
+    }
+
+}
+
+void main(void) {
+
+    // Switch clock to 16 MHz
+    OSCCONbits.IRCF = 0b1111;
+    OSCCONbits.SCS = 0b10;
+
+    while(OSCSTATbits.HFIOFS == 0); // Wait for clock to stabalize
+
+    // Setup PPI
+    // Unlock PPS
+    GIE = 0; // Disable Interrupts
+    PPSLOCK = 0x55;
+    PPSLOCK = 0xAA;
+    PPSLOCK = 0x00;
+
+    // I2C PPI
+    SSPCLKPPSbits.SSPCLKPPS = 0b10000; // RC0
+    SSPDATPPSbits.SSPDATPPS = 0b10001; // RC1
+    RC0PPSbits.RC0PPS = 0b10000;
+    RC1PPSbits.RC1PPS = 0b10001;
+
+    // Lock PPS
+    PPSLOCK = 0x55;
+    PPSLOCK = 0xAA;
+    PPSLOCK = 0x01;
+
+    // Disable analog inputs
+    ANSELA = 0;
+    ANSELC = 0;
+
+    // Enable interupt on change
+    INTCONbits.IOCIE = 1;
+
+    // Enable Weak Pullups
+    OPTION_REGbits.nWPUEN = 0;
+
+    // Setup Address selection inputs
+    TRISCbits.TRISC3 = 1;
+    TRISCbits.TRISC4 = 1;
+    TRISCbits.TRISC5 = 1;
+    WPUCbits.WPUC3 = 1;
+    WPUCbits.WPUC4 = 1;
+    WPUCbits.WPUC5 = 1;
+    IOCCPbits.IOCCP3 = 1;
+    IOCCNbits.IOCCN3 = 1;
+    IOCCPbits.IOCCP4 = 1;
+    IOCCNbits.IOCCN4 = 1;
+    IOCCPbits.IOCCP5 = 1;
+    IOCCNbits.IOCCN5 = 1;
+    IOCCFbits.IOCCF3 = 0;
+    IOCCFbits.IOCCF4 = 0;
+    IOCCFbits.IOCCF5 = 0;
+
+    // Setup Switch Input
+    TRISCbits.TRISC2 = 1;
+    WPUCbits.WPUC2 = 1;
+    IOCCPbits.IOCCP2 = 1;
+    IOCCNbits.IOCCN2 = 1;
+    IOCCFbits.IOCCF2 = 0;
+
+    // Setup Zero-Crossing detect input
+    TRISAbits.TRISA5 = 1;
+    WPUAbits.WPUA5 = 1;
+    IOCAPbits.IOCAP5 = 1;
+    //IOCANbits.IOCAN5 = 1;
+    IOCAFbits.IOCAF5 = 0;
+
+    // Setup SRC output
+    TRISAbits.TRISA4 = 0;
+    LATAbits.LATA4 = 0;
+
+    // Timer0 Config
+
+    // Disable interupt and clear flag
+    INTCONbits.TMR0IE = 0;
+    INTCONbits.TMR0IF = 0;
+
+    OPTION_REGbits.T0CS = 0; // Timer0 Fosc/4 clock
+    OPTION_REGbits.PSA = 0; // Prescaler assigned to timer 0
+    OPTION_REGbits.PS = 0b000; // Prescaller 1:2
+
+    INTCONbits.TMR0IE = 1; // Enable Timer 0 Interrupts
+
+    // Clear and disable SPI interrupts
+    PIR1bits.SSP1IF = 0;
+    PIE1bits.SSP1IE = 0;
+
+    TRISCbits.TRISC0 = 1;
+    TRISCbits.TRISC1 = 1;
+
+    ODCONCbits.ODC0 = 1;
+    ODCONCbits.ODC1 = 1;
+
+    SSP1STATbits.SMP = 1;
+    SSP1CON1bits.SSPM = 0b0110; //I2C Mode 7 Bit
+
+    SSP1MSK = 0b11111111; // Check for exact address
+    // Lower 4 bits are 1011 and top 3 of addres are selected by dip switch
+    SSP1ADD = 0b00010110
+            + (PORTCbits.RC5 << 7)
+            + (PORTCbits.RC4 << 6)
+            + (PORTCbits.RC3 << 5);
+
+    SSP1CON1bits.SSPEN = 1; // Enable I2C
+
+    PIE1bits.SSP1IE = 1; // Enable I2C Interrupts
+
+    // Enable all interrupts
+    INTCONbits.PEIE = 1; // Enable Peripheral Interrupts
+    INTCONbits.GIE = 1; // Enable Interrupts
+
+    while(1){} // Run forever
+
+}

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/Makefile-default.mk
@@ -1,1 +1,141 @@
+#
+# Generated Makefile - do not edit!
+#
+# Edit the Makefile in the project folder instead (../Makefile). Each target
+# has a -pre and a -post target defined where you can add customized code.
+#
+# This makefile implements configuration specific macros and targets.
 
+
+# Include project Makefile
+ifeq "${IGNORE_LOCAL}" "TRUE"
+# do not include local makefile. User is passing all local related variables already
+else
+include Makefile
+# Include makefile containing local settings
+ifeq "$(wildcard nbproject/Makefile-local-default.mk)" "nbproject/Makefile-local-default.mk"
+include nbproject/Makefile-local-default.mk
+endif
+endif
+
+# Environment
+MKDIR=mkdir -p
+RM=rm -f 
+MV=mv 
+CP=cp 
+
+# Macros
+CND_CONF=default
+ifeq ($(TYPE_IMAGE), DEBUG_RUN)
+IMAGE_TYPE=debug
+OUTPUT_SUFFIX=elf
+DEBUGGABLE_SUFFIX=elf
+FINAL_IMAGE=dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}
+else
+IMAGE_TYPE=production
+OUTPUT_SUFFIX=hex
+DEBUGGABLE_SUFFIX=elf
+FINAL_IMAGE=dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}
+endif
+
+# Object Directory
+OBJECTDIR=build/${CND_CONF}/${IMAGE_TYPE}
+
+# Distribution Directory
+DISTDIR=dist/${CND_CONF}/${IMAGE_TYPE}
+
+# Source Files Quoted if spaced
+SOURCEFILES_QUOTED_IF_SPACED=main.c
+
+# Object Files Quoted if spaced
+OBJECTFILES_QUOTED_IF_SPACED=${OBJECTDIR}/main.p1
+POSSIBLE_DEPFILES=${OBJECTDIR}/main.p1.d
+
+# Object Files
+OBJECTFILES=${OBJECTDIR}/main.p1
+
+# Source Files
+SOURCEFILES=main.c
+
+
+CFLAGS=
+ASFLAGS=
+LDLIBSOPTIONS=
+
+############# Tool locations ##########################################
+# If you copy a project from one host to another, the path where the  #
+# compiler is installed may be different.                             #
+# If you open this project with MPLAB X in the new host, this         #
+# makefile will be regenerated and the paths will be corrected.       #
+#######################################################################
+# fixDeps replaces a bunch of sed/cat/printf statements that slow down the build
+FIXDEPS=fixDeps
+
+.build-conf:  ${BUILD_SUBPROJECTS}
+	${MAKE}  -f nbproject/Makefile-default.mk dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}
+
+MP_PROCESSOR_OPTION=16F1703
+# ------------------------------------------------------------------------------------
+# Rules for buildStep: compile
+ifeq ($(TYPE_IMAGE), DEBUG_RUN)
+${OBJECTDIR}/main.p1: main.c  nbproject/Makefile-${CND_CONF}.mk
+	@${MKDIR} ${OBJECTDIR} 
+	@${RM} ${OBJECTDIR}/main.p1.d 
+	@${RM} ${OBJECTDIR}/main.p1 
+	${MP_CC} --pass1 $(MP_EXTRA_CC_PRE) --chip=$(MP_PROCESSOR_OPTION) -Q -G  -D__DEBUG=1 --debugger=pickit3  --double=24 --float=24 --opt=default,+asm,+asmfile,-speed,+space,-debug --addrqual=ignore --mode=free -P -N255 --warn=0 --asmlist --summary=default,-psect,-class,+mem,-hex,-file --output=default,-inhx032 --runtime=default,+clear,+init,-keep,-no_startup,+osccal,-resetbits,-download,-stackcall,+clib --output=-mcof,+elf:multilocs --stack=compiled:auto:auto "--errformat=%f:%l: error: (%n) %s" "--warnformat=%f:%l: warning: (%n) %s" "--msgformat=%f:%l: advisory: (%n) %s"    -o${OBJECTDIR}/main.p1  main.c 
+	@-${MV} ${OBJECTDIR}/main.d ${OBJECTDIR}/main.p1.d 
+	@${FIXDEPS} ${OBJECTDIR}/main.p1.d $(SILENT) -rsi ${MP_CC_DIR}../  
+	
+else
+${OBJECTDIR}/main.p1: main.c  nbproject/Makefile-${CND_CONF}.mk
+	@${MKDIR} ${OBJECTDIR} 
+	@${RM} ${OBJECTDIR}/main.p1.d 
+	@${RM} ${OBJECTDIR}/main.p1 
+	${MP_CC} --pass1 $(MP_EXTRA_CC_PRE) --chip=$(MP_PROCESSOR_OPTION) -Q -G  --double=24 --float=24 --opt=default,+asm,+asmfile,-speed,+space,-debug --addrqual=ignore --mode=free -P -N255 --warn=0 --asmlist --summary=default,-psect,-class,+mem,-hex,-file --output=default,-inhx032 --runtime=default,+clear,+init,-keep,-no_startup,+osccal,-resetbits,-download,-stackcall,+clib --output=-mcof,+elf:multilocs --stack=compiled:auto:auto "--errformat=%f:%l: error: (%n) %s" "--warnformat=%f:%l: warning: (%n) %s" "--msgformat=%f:%l: advisory: (%n) %s"    -o${OBJECTDIR}/main.p1  main.c 
+	@-${MV} ${OBJECTDIR}/main.d ${OBJECTDIR}/main.p1.d 
+	@${FIXDEPS} ${OBJECTDIR}/main.p1.d $(SILENT) -rsi ${MP_CC_DIR}../  
+	
+endif
+
+# ------------------------------------------------------------------------------------
+# Rules for buildStep: assemble
+ifeq ($(TYPE_IMAGE), DEBUG_RUN)
+else
+endif
+
+# ------------------------------------------------------------------------------------
+# Rules for buildStep: link
+ifeq ($(TYPE_IMAGE), DEBUG_RUN)
+dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}: ${OBJECTFILES}  nbproject/Makefile-${CND_CONF}.mk    
+	@${MKDIR} dist/${CND_CONF}/${IMAGE_TYPE} 
+	${MP_CC} $(MP_EXTRA_LD_PRE) --chip=$(MP_PROCESSOR_OPTION) -G -mdist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.map  -D__DEBUG=1 --debugger=pickit3  --double=24 --float=24 --opt=default,+asm,+asmfile,-speed,+space,-debug --addrqual=ignore --mode=free -P -N255 --warn=0 --asmlist --summary=default,-psect,-class,+mem,-hex,-file --output=default,-inhx032 --runtime=default,+clear,+init,-keep,-no_startup,+osccal,-resetbits,-download,-stackcall,+clib --output=-mcof,+elf:multilocs --stack=compiled:auto:auto "--errformat=%f:%l: error: (%n) %s" "--warnformat=%f:%l: warning: (%n) %s" "--msgformat=%f:%l: advisory: (%n) %s"        -odist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${DEBUGGABLE_SUFFIX}  ${OBJECTFILES_QUOTED_IF_SPACED}     
+	@${RM} dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.hex 
+	
+else
+dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}: ${OBJECTFILES}  nbproject/Makefile-${CND_CONF}.mk   
+	@${MKDIR} dist/${CND_CONF}/${IMAGE_TYPE} 
+	${MP_CC} $(MP_EXTRA_LD_PRE) --chip=$(MP_PROCESSOR_OPTION) -G -mdist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.map  --double=24 --float=24 --opt=default,+asm,+asmfile,-speed,+space,-debug --addrqual=ignore --mode=free -P -N255 --warn=0 --asmlist --summary=default,-psect,-class,+mem,-hex,-file --output=default,-inhx032 --runtime=default,+clear,+init,-keep,-no_startup,+osccal,-resetbits,-download,-stackcall,+clib --output=-mcof,+elf:multilocs --stack=compiled:auto:auto "--errformat=%f:%l: error: (%n) %s" "--warnformat=%f:%l: warning: (%n) %s" "--msgformat=%f:%l: advisory: (%n) %s"     -odist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${DEBUGGABLE_SUFFIX}  ${OBJECTFILES_QUOTED_IF_SPACED}     
+	
+endif
+
+
+# Subprojects
+.build-subprojects:
+
+
+# Subprojects
+.clean-subprojects:
+
+# Clean Targets
+.clean-conf: ${CLEAN_SUBPROJECTS}
+	${RM} -r build/default
+	${RM} -r dist/default
+
+# Enable dependency checking
+.dep.inc: .depcheck-impl
+
+DEPFILES=$(shell "${PATH_TO_IDE_BIN}"mplabwildcard ${POSSIBLE_DEPFILES})
+ifneq (${DEPFILES},)
+include ${DEPFILES}
+endif
+

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/Makefile-genesis.properties
@@ -1,1 +1,6 @@
+#
+#Tue Jan 27 21:57:14 MST 2015
+com-microchip-mplab-nbide-embedded-makeproject-MakeProject.md5=f654f11d585cacf70b570c49f2939b4c
+host.platform=linux
+conf.ids=
 

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/Makefile-impl.mk
@@ -1,1 +1,70 @@
+#
+# Generated Makefile - do not edit!
+#
+# Edit the Makefile in the project folder instead (../Makefile). Each target
+# has a pre- and a post- target defined where you can add customization code.
+#
+# This makefile implements macros and targets common to all configurations.
+#
+# NOCDDL
 
+
+# Building and Cleaning subprojects are done by default, but can be controlled with the SUB
+# macro. If SUB=no, subprojects will not be built or cleaned. The following macro
+# statements set BUILD_SUB-CONF and CLEAN_SUB-CONF to .build-reqprojects-conf
+# and .clean-reqprojects-conf unless SUB has the value 'no'
+SUB_no=NO
+SUBPROJECTS=${SUB_${SUB}}
+BUILD_SUBPROJECTS_=.build-subprojects
+BUILD_SUBPROJECTS_NO=
+BUILD_SUBPROJECTS=${BUILD_SUBPROJECTS_${SUBPROJECTS}}
+CLEAN_SUBPROJECTS_=.clean-subprojects
+CLEAN_SUBPROJECTS_NO=
+CLEAN_SUBPROJECTS=${CLEAN_SUBPROJECTS_${SUBPROJECTS}}
+
+
+# Project Name
+PROJECTNAME=Dimmer_Module.X
+
+# Active Configuration
+DEFAULTCONF=default
+CONF=${DEFAULTCONF}
+
+# All Configurations
+ALLCONFS=default 
+
+
+# build
+.build-impl: .build-pre
+	${MAKE} -f nbproject/Makefile-${CONF}.mk SUBPROJECTS=${SUBPROJECTS} .build-conf
+
+
+# clean
+.clean-impl: .clean-pre
+	${MAKE} -f nbproject/Makefile-${CONF}.mk SUBPROJECTS=${SUBPROJECTS} .clean-conf
+
+# clobber
+.clobber-impl: .clobber-pre .depcheck-impl
+	    ${MAKE} SUBPROJECTS=${SUBPROJECTS} CONF=default clean
+
+
+
+# all
+.all-impl: .all-pre .depcheck-impl
+	    ${MAKE} SUBPROJECTS=${SUBPROJECTS} CONF=default build
+
+
+
+# dependency checking support
+.depcheck-impl:
+#	@echo "# This code depends on make tool being used" >.dep.inc
+#	@if [ -n "${MAKE_VERSION}" ]; then \
+#	    echo "DEPFILES=\$$(wildcard \$$(addsuffix .d, \$${OBJECTFILES}))" >>.dep.inc; \
+#	    echo "ifneq (\$${DEPFILES},)" >>.dep.inc; \
+#	    echo "include \$${DEPFILES}" >>.dep.inc; \
+#	    echo "endif" >>.dep.inc; \
+#	else \
+#	    echo ".KEEP_STATE:" >>.dep.inc; \
+#	    echo ".KEEP_STATE_FILE:.make.state.\$${CONF}" >>.dep.inc; \
+#	fi
+

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/Makefile-local-default.mk
@@ -1,1 +1,37 @@
+#
+# Generated Makefile - do not edit!
+#
+#
+# This file contains information about the location of compilers and other tools.
+# If you commmit this file into your revision control server, you will be able to 
+# to checkout the project and build it from the command line with make. However,
+# if more than one person works on the same project, then this file might show
+# conflicts since different users are bound to have compilers in different places.
+# In that case you might choose to not commit this file and let MPLAB X recreate this file
+# for each user. The disadvantage of not commiting this file is that you must run MPLAB X at
+# least once so the file gets created and the project can be built. Finally, you can also
+# avoid using this file at all if you are only building from the command line with make.
+# You can invoke make with the values of the macros:
+# $ makeMP_CC="/opt/microchip/mplabc30/v3.30c/bin/pic30-gcc" ...  
+#
+PATH_TO_IDE_BIN=/opt/microchip/mplabx/mplab_ide/mplab_ide/modules/../../bin/
+# Adding MPLAB X bin directory to path.
+PATH:=/opt/microchip/mplabx/mplab_ide/mplab_ide/modules/../../bin/:$(PATH)
+# Path to java used to run MPLAB X when this makefile was created
+MP_JAVA_PATH="/opt/microchip/mplabx/sys/java/jre1.7.0_25/bin/"
+OS_CURRENT="$(shell uname -s)"
+MP_CC="/opt/microchip/xc8/v1.32/bin/xc8"
+# MP_CPPC is not defined
+# MP_BC is not defined
+# MP_AS is not defined
+# MP_LD is not defined
+# MP_AR is not defined
+DEP_GEN=${MP_JAVA_PATH}java -jar "/opt/microchip/mplabx/mplab_ide/mplab_ide/modules/../../bin/extractobjectdependencies.jar" 
+MP_CC_DIR="/opt/microchip/xc8/v1.32/bin"
+# MP_CPPC_DIR is not defined
+# MP_BC_DIR is not defined
+# MP_AS_DIR is not defined
+# MP_LD_DIR is not defined
+# MP_AR_DIR is not defined
+# MP_BC_DIR is not defined
 

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/Makefile-variables.mk
@@ -1,1 +1,14 @@
+#
+# Generated - do not edit!
+#
+# NOCDDL
+#
+CND_BASEDIR=`pwd`
+# default configuration
+CND_ARTIFACT_DIR_default=dist/default/production
+CND_ARTIFACT_NAME_default=Dimmer_Module.X.production.hex
+CND_ARTIFACT_PATH_default=dist/default/production/Dimmer_Module.X.production.hex
+CND_PACKAGE_DIR_default=${CND_DISTDIR}/default/package
+CND_PACKAGE_NAME_default=dimmermodule.x.tar
+CND_PACKAGE_PATH_default=${CND_DISTDIR}/default/package/dimmermodule.x.tar
 

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/Package-default.bash
@@ -1,1 +1,74 @@
+#!/bin/bash -x
 
+#
+# Generated - do not edit!
+#
+
+# Macros
+TOP=`pwd`
+CND_CONF=default
+CND_DISTDIR=dist
+TMPDIR=build/${CND_CONF}/${IMAGE_TYPE}/tmp-packaging
+TMPDIRNAME=tmp-packaging
+OUTPUT_PATH=dist/${CND_CONF}/${IMAGE_TYPE}/Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}
+OUTPUT_BASENAME=Dimmer_Module.X.${IMAGE_TYPE}.${OUTPUT_SUFFIX}
+PACKAGE_TOP_DIR=dimmermodule.x/
+
+# Functions
+function checkReturnCode
+{
+    rc=$?
+    if [ $rc != 0 ]
+    then
+        exit $rc
+    fi
+}
+function makeDirectory
+# $1 directory path
+# $2 permission (optional)
+{
+    mkdir -p "$1"
+    checkReturnCode
+    if [ "$2" != "" ]
+    then
+      chmod $2 "$1"
+      checkReturnCode
+    fi
+}
+function copyFileToTmpDir
+# $1 from-file path
+# $2 to-file path
+# $3 permission
+{
+    cp "$1" "$2"
+    checkReturnCode
+    if [ "$3" != "" ]
+    then
+        chmod $3 "$2"
+        checkReturnCode
+    fi
+}
+
+# Setup
+cd "${TOP}"
+mkdir -p ${CND_DISTDIR}/${CND_CONF}/package
+rm -rf ${TMPDIR}
+mkdir -p ${TMPDIR}
+
+# Copy files and create directories and links
+cd "${TOP}"
+makeDirectory ${TMPDIR}/dimmermodule.x/bin
+copyFileToTmpDir "${OUTPUT_PATH}" "${TMPDIR}/${PACKAGE_TOP_DIR}bin/${OUTPUT_BASENAME}" 0755
+
+
+# Generate tar file
+cd "${TOP}"
+rm -f ${CND_DISTDIR}/${CND_CONF}/package/dimmermodule.x.tar
+cd ${TMPDIR}
+tar -vcf ../../../../${CND_DISTDIR}/${CND_CONF}/package/dimmermodule.x.tar *
+checkReturnCode
+
+# Cleanup
+cd "${TOP}"
+rm -rf ${TMPDIR}
+

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/configurations.xml
@@ -1,1 +1,162 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<configurationDescriptor version="62">
+  <logicalFolder name="root" displayName="root" projectFiles="true">
+    <logicalFolder name="HeaderFiles"
+                   displayName="Header Files"
+                   projectFiles="true">
+    </logicalFolder>
+    <logicalFolder name="LinkerScript"
+                   displayName="Linker Files"
+                   projectFiles="true">
+    </logicalFolder>
+    <logicalFolder name="SourceFiles"
+                   displayName="Source Files"
+                   projectFiles="true">
+      <itemPath>main.c</itemPath>
+    </logicalFolder>
+    <logicalFolder name="ExternalFiles"
+                   displayName="Important Files"
+                   projectFiles="false">
+      <itemPath>Makefile</itemPath>
+    </logicalFolder>
+  </logicalFolder>
+  <projectmakefile>Makefile</projectmakefile>
+  <confs>
+    <conf name="default" type="2">
+      <toolsSet>
+        <developmentServer>localhost</developmentServer>
+        <targetDevice>PIC16F1703</targetDevice>
+        <targetHeader></targetHeader>
+        <targetPluginBoard></targetPluginBoard>
+        <platformTool>PICkit3PlatformTool</platformTool>
+        <languageToolchain>XC8</languageToolchain>
+        <languageToolchainVersion>1.32</languageToolchainVersion>
+        <platform>2</platform>
+      </toolsSet>
+      <compileType>
+        <linkerTool>
+          <linkerLibItems>
+          </linkerLibItems>
+        </linkerTool>
+        <archiverTool>
+        </archiverTool>
+        <loading>
+          <useAlternateLoadableFile>false</useAlternateLoadableFile>
+          <parseOnProdLoad>false</parseOnProdLoad>
+          <alternateLoadableFile></alternateLoadableFile>
+        </loading>
+      </compileType>
+      <makeCustomizationType>
+        <makeCustomizationPreStepEnabled>false</makeCustomizationPreStepEnabled>
+        <makeCustomizationPreStep></makeCustomizationPreStep>
+        <makeCustomizationPostStepEnabled>false</makeCustomizationPostStepEnabled>
+        <makeCustomizationPostStep></makeCustomizationPostStep>
+        <makeCustomizationPutChecksumInUserID>false</makeCustomizationPutChecksumInUserID>
+        <makeCustomizationEnableLongLines>false</makeCustomizationEnableLongLines>
+        <makeCustomizationNormalizeHexFile>false</makeCustomizationNormalizeHexFile>
+      </makeCustomizationType>
+      <HI-TECH-COMP>
+        <property key="asmlist" value="true"/>
+        <property key="define-macros" value=""/>
+        <property key="extra-include-directories" value=""/>
+        <property key="identifier-length" value="255"/>
+        <property key="operation-mode" value="free"/>
+        <property key="opt-xc8-compiler-strict_ansi" value="false"/>
+        <property key="optimization-assembler" value="true"/>
+        <property key="optimization-assembler-files" value="true"/>
+        <property key="optimization-debug" value="false"/>
+        <property key="optimization-global" value="true"/>
+        <property key="optimization-level" value="9"/>
+        <property key="optimization-set" value="default"/>
+        <property key="optimization-speed" value="false"/>
+        <property key="preprocess-assembler" value="true"/>
+        <property key="undefine-macros" value=""/>
+        <property key="use-cci" value="false"/>
+        <property key="use-iar" value="false"/>
+        <property key="verbose" value="false"/>
+        <property key="warning-level" value="0"/>
+        <property key="what-to-do" value="ignore"/>
+      </HI-TECH-COMP>
+      <HI-TECH-LINK>
+        <property key="additional-options-checksum" value=""/>
+        <property key="additional-options-code-offset" value=""/>
+        <property key="additional-options-command-line" value=""/>
+        <property key="additional-options-errata" value=""/>
+        <property key="additional-options-extend-address" value="false"/>
+        <property key="additional-options-trace-type" value=""/>
+        <property key="additional-options-use-response-files" value="false"/>
+        <property key="backup-reset-condition-flags" value="false"/>
+        <property key="calibrate-oscillator" value="true"/>
+        <property key="calibrate-oscillator-value" value=""/>
+        <property key="clear-bss" value="true"/>
+        <property key="code-model-external" value="wordwrite"/>
+        <property key="code-model-rom" value=""/>
+        <property key="create-html-files" value="false"/>
+        <property key="data-model-ram" value=""/>
+        <property key="data-model-size-of-double" value="24"/>
+        <property key="data-model-size-of-float" value="24"/>
+        <property key="display-class-usage" value="false"/>
+        <property key="display-hex-usage" value="false"/>
+        <property key="display-overall-usage" value="true"/>
+        <property key="display-psect-usage" value="false"/>
+        <property key="fill-flash-options-addr" value=""/>
+        <property key="fill-flash-options-const" value=""/>
+        <property key="fill-flash-options-how" value="0"/>
+        <property key="fill-flash-options-inc-const" value="1"/>
+        <property key="fill-flash-options-increment" value=""/>
+        <property key="fill-flash-options-seq" value=""/>
+        <property key="fill-flash-options-what" value="0"/>
+        <property key="format-hex-file-for-download" value="false"/>
+        <property key="initialize-data" value="true"/>
+        <property key="keep-generated-startup.as" value="false"/>
+        <property key="link-in-c-library" value="true"/>
+        <property key="link-in-peripheral-library" value="true"/>
+        <property key="managed-stack" value="false"/>
+        <property key="opt-xc8-linker-file" value="false"/>
+        <property key="opt-xc8-linker-link_startup" value="false"/>
+        <property key="opt-xc8-linker-serial" value=""/>
+        <property key="program-the-device-with-default-config-words" value="true"/>
+      </HI-TECH-LINK>
+      <PICkit3PlatformTool>
+        <property key="AutoSelectMemRanges" value="auto"/>
+        <property key="Freeze Peripherals" value="true"/>
+        <property key="SecureSegment.SegmentProgramming" value="FullChipProgramming"/>
+        <property key="ToolFirmwareFilePath"
+                  value="Press to browse for a specific firmware version"/>
+        <property key="ToolFirmwareOption.UseLatestFirmware" value="true"/>
+        <property key="hwtoolclock.frcindebug" value="false"/>
+        <property key="memories.aux" value="false"/>
+        <property key="memories.bootflash" value="true"/>
+        <property key="memories.configurationmemory" value="true"/>
+        <property key="memories.eeprom" value="true"/>
+        <property key="memories.flashdata" value="true"/>
+        <property key="memories.id" value="true"/>
+        <property key="memories.programmemory" value="true"/>
+        <property key="memories.programmemory.end" value="0x7ff"/>
+        <property key="memories.programmemory.start" value="0x0"/>
+        <property key="poweroptions.powerenable" value="false"/>
+        <property key="programmertogo.imagename" value=""/>
+        <property key="programoptions.eraseb4program" value="true"/>
+        <property key="programoptions.pgmspeed" value="2"/>
+        <property key="programoptions.preserveeeprom" value="false"/>
+        <property key="programoptions.preserveprogramrange" value="false"/>
+        <property key="programoptions.preserveprogramrange.end" value="0x7ff"/>
+        <property key="programoptions.preserveprogramrange.start" value="0x0"/>
+        <property key="programoptions.preserveuserid" value="false"/>
+        <property key="programoptions.testmodeentrymethod" value="VPPFirst"/>
+        <property key="programoptions.usehighvoltageonmclr" value="false"/>
+        <property key="programoptions.uselvpprogramming" value="false"/>
+        <property key="voltagevalue" value="3.25"/>
+      </PICkit3PlatformTool>
+      <XC8-config-global>
+        <property key="advanced-elf" value="true"/>
+        <property key="output-file-format" value="-mcof,+elf"/>
+        <property key="stack-size-high" value="auto"/>
+        <property key="stack-size-low" value="auto"/>
+        <property key="stack-size-main" value="auto"/>
+        <property key="stack-type" value="compiled"/>
+      </XC8-config-global>
+    </conf>
+  </confs>
+</configurationDescriptor>
 

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/private/configurations.xml
@@ -1,1 +1,26 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<configurationDescriptor version="62">
+  <projectmakefile>Makefile</projectmakefile>
+  <defaultConf>0</defaultConf>
+  <confs>
+    <conf name="default" type="2">
+      <platformToolSN>:=MPLABComm-USB-Microchip:=&lt;vid>04D8:=&lt;pid>900A:=&lt;rev>0002:=&lt;man>Microchip Technology Inc.:=&lt;prod>PICkit 3:=&lt;sn>BUR114180848:=&lt;drv>x:=end</platformToolSN>
+      <languageToolchainDir>/opt/microchip/xc8/v1.32/bin</languageToolchainDir>
+      <mdbdebugger version="1">
+        <placeholder1>place holder 1</placeholder1>
+        <placeholder2>place holder 2</placeholder2>
+      </mdbdebugger>
+      <runprofile version="6">
+        <args></args>
+        <rundir></rundir>
+        <buildfirst>true</buildfirst>
+        <console-type>0</console-type>
+        <terminal-type>0</terminal-type>
+        <remove-instrumentation>0</remove-instrumentation>
+        <environment>
+        </environment>
+      </runprofile>
+    </conf>
+  </confs>
+</configurationDescriptor>
 

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/private/private.properties

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/project.properties

--- /dev/null
+++ b/code/Modules/Dimmer_Module.X/nbproject/project.xml
@@ -1,1 +1,17 @@
+<?xml version="1.0" encoding="UTF-8"?><project xmlns="http://www.netbeans.org/ns/project/1">
+    <type>com.microchip.mplab.nbide.embedded.makeproject</type>
+    <configuration>
+        <data xmlns="http://www.netbeans.org/ns/make-project/1">
+            <name>Dimmer_Module</name>
+            <creation-uuid>72bdb422-6099-4ba6-9bd3-07d35e783fdc</creation-uuid>
+            <make-project-type>0</make-project-type>
+            <c-extensions>c</c-extensions>
+            <cpp-extensions/>
+            <header-extensions/>
+            <asminc-extensions/>
+            <sourceEncoding>ISO-8859-1</sourceEncoding>
+            <make-dep-projects/>
+        </data>
+    </configuration>
+</project>
 

--- a/schem/BLE_AC_Controller.net
+++ /dev/null
@@ -1,29 +1,1 @@
-unnamed_net27	R8-2 Q2-1 
-unnamed_net26	R10-2 Q2-3 
-unnamed_net25	R10-1 U5-2 
-unnamed_net24	R9-1 U5-4 
-unnamed_net23	U5-3 D1-3 
-unnamed_net22	ACOUT-1 D1-2 
-unnamed_net21	PROG-3 U4-14 
-unnamed_net20	PROG-2 U4-16 
-unnamed_net19	PROG-1 U4-17 
-unnamed_net18	U3-5 U4-7 
-unnamed_net17	U3-6 U4-6 
-unnamed_net16	U3-7 U4-5 
-unnamed_net15	SWITCH-1 U4-4 
-unnamed_net14	R8-1 U4-3 
-unnamed_net13	Q1-1 U2-8 
-unnamed_net12	U2-5 R6-2 R5-1 
-unnamed_net11	U2-2 R7-2 
-unnamed_net10	U2-1 R4-1 
-unnamed_net9	R3-1 R4-2 
-unnamed_net8	R2-2 R1-1 
-unnamed_net7	U2-7 C1-1 
-unnamed_net6	Q1-3 R5-2 C3-1 U2-6 C1-2 C2-2 
-unnamed_net5	U3-8 U5-1 PROG-4 C5-2 U4-13 U2-4 C4-2 
-unnamed_net4	R9-2 D1-1 F1-1 ACIN-1 
-unnamed_net3	Q1-4 R3-2 R1-2 U1-3 
-GND	C5-1 U3-3 U3-2 U3-4 U3-1 SWITCH-2 PROG-5 Q2-2 U4-9 U4-10 U4-12 U4-18 U4-19 U4-8 U4-2 U4-1 U2-3 R6-1 R7-1 R2-1 C3-2 C2-1 C4-1 U1-4 
-unnamed_net2	ACOUT-2 V1-1 ACIN-2 U1-2 
-unnamed_net1	V1-2 F1-2 U1-1 
 

--- a/schem/BLE_AC_Controller.pcb
+++ /dev/null
@@ -1,1597 +1,1 @@
-# release: pcb 20110918
 
-# To read pcb files, the pcb version (or the git source date) must be >= the file version
-FileVersion[20070407]
-
-PCB["" 133000 162000]
-
-Grid[500.0 0 0 0]
-Cursor[0 129000 0.000000]
-PolyArea[200000000.000000]
-Thermal[0.500000]
-DRC[1000 1000 1000 800 1500 1000]
-Flags("nameonpcb,uniquename,clearnew")
-Groups("1,c:2:3:4:5:6,s:7:8")
-Styles["Signal,1000,4000,2000,1000:Power,2500,6000,3500,1000:Fat,4000,10500,5500,1000:Skinny,600,2402,1181,600"]
-
-Symbol[' ' 1800]
-(
-)
-Symbol['!' 1200]
-(
-	SymbolLine[0 4500 0 5000 800]
-	SymbolLine[0 1000 0 3500 800]
-)
-Symbol['"' 1200]
-(
-	SymbolLine[0 1000 0 2000 800]
-	SymbolLine[1000 1000 1000 2000 800]
-)
-Symbol['#' 1200]
-(
-	SymbolLine[0 3500 2000 3500 800]
-	SymbolLine[0 2500 2000 2500 800]
-	SymbolLine[1500 2000 1500 4000 800]
-	SymbolLine[500 2000 500 4000 800]
-)
-Symbol['$' 1200]
-(
-	SymbolLine[1500 1500 2000 2000 800]
-	SymbolLine[500 1500 1500 1500 800]
-	SymbolLine[0 2000 500 1500 800]
-	SymbolLine[0 2000 0 2500 800]
-	SymbolLine[0 2500 500 3000 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[2000 3500 2000 4000 800]
-	SymbolLine[1500 4500 2000 4000 800]
-	SymbolLine[500 4500 1500 4500 800]
-	SymbolLine[0 4000 500 4500 800]
-	SymbolLine[1000 1000 1000 5000 800]
-)
-Symbol['%' 1200]
-(
-	SymbolLine[0 1500 0 2000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1000 1000 800]
-	SymbolLine[1000 1000 1500 1500 800]
-	SymbolLine[1500 1500 1500 2000 800]
-	SymbolLine[1000 2500 1500 2000 800]
-	SymbolLine[500 2500 1000 2500 800]
-	SymbolLine[0 2000 500 2500 800]
-	SymbolLine[0 5000 4000 1000 800]
-	SymbolLine[3500 5000 4000 4500 800]
-	SymbolLine[4000 4000 4000 4500 800]
-	SymbolLine[3500 3500 4000 4000 800]
-	SymbolLine[3000 3500 3500 3500 800]
-	SymbolLine[2500 4000 3000 3500 800]
-	SymbolLine[2500 4000 2500 4500 800]
-	SymbolLine[2500 4500 3000 5000 800]
-	SymbolLine[3000 5000 3500 5000 800]
-)
-Symbol['&' 1200]
-(
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 1500 0 2500 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[0 3500 1500 2000 800]
-	SymbolLine[500 5000 1000 5000 800]
-	SymbolLine[1000 5000 2000 4000 800]
-	SymbolLine[0 2500 2500 5000 800]
-	SymbolLine[500 1000 1000 1000 800]
-	SymbolLine[1000 1000 1500 1500 800]
-	SymbolLine[1500 1500 1500 2000 800]
-	SymbolLine[0 3500 0 4500 800]
-)
-Symbol[''' 1200]
-(
-	SymbolLine[0 2000 1000 1000 800]
-)
-Symbol['(' 1200]
-(
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[0 1500 0 4500 800]
-)
-Symbol[')' 1200]
-(
-	SymbolLine[0 1000 500 1500 800]
-	SymbolLine[500 1500 500 4500 800]
-	SymbolLine[0 5000 500 4500 800]
-)
-Symbol['*' 1200]
-(
-	SymbolLine[0 2000 2000 4000 800]
-	SymbolLine[0 4000 2000 2000 800]
-	SymbolLine[0 3000 2000 3000 800]
-	SymbolLine[1000 2000 1000 4000 800]
-)
-Symbol['+' 1200]
-(
-	SymbolLine[0 3000 2000 3000 800]
-	SymbolLine[1000 2000 1000 4000 800]
-)
-Symbol[',' 1200]
-(
-	SymbolLine[0 6000 1000 5000 800]
-)
-Symbol['-' 1200]
-(
-	SymbolLine[0 3000 2000 3000 800]
-)
-Symbol['.' 1200]
-(
-	SymbolLine[0 5000 500 5000 800]
-)
-Symbol['/' 1200]
-(
-	SymbolLine[0 4500 3000 1500 800]
-)
-Symbol['0' 1200]
-(
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 1500 0 4500 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[2000 1500 2000 4500 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 4000 2000 2000 800]
-)
-Symbol['1' 1200]
-(
-	SymbolLine[0 1800 800 1000 800]
-	SymbolLine[800 1000 800 5000 800]
-	SymbolLine[0 5000 1500 5000 800]
-)
-Symbol['2' 1200]
-(
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 2000 1000 800]
-	SymbolLine[2000 1000 2500 1500 800]
-	SymbolLine[2500 1500 2500 2500 800]
-	SymbolLine[0 5000 2500 2500 800]
-	SymbolLine[0 5000 2500 5000 800]
-)
-Symbol['3' 1200]
-(
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 2800 1500 2800 800]
-	SymbolLine[2000 1500 2000 2300 800]
-	SymbolLine[2000 3300 2000 4500 800]
-	SymbolLine[2000 3300 1500 2800 800]
-	SymbolLine[2000 2300 1500 2800 800]
-)
-Symbol['4' 1200]
-(
-	SymbolLine[0 3500 2000 1000 800]
-	SymbolLine[0 3500 2500 3500 800]
-	SymbolLine[2000 1000 2000 5000 800]
-)
-Symbol['5' 1200]
-(
-	SymbolLine[0 1000 2000 1000 800]
-	SymbolLine[0 1000 0 3000 800]
-	SymbolLine[0 3000 500 2500 800]
-	SymbolLine[500 2500 1500 2500 800]
-	SymbolLine[1500 2500 2000 3000 800]
-	SymbolLine[2000 3000 2000 4500 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-)
-Symbol['6' 1200]
-(
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[0 1500 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[1500 2800 2000 3300 800]
-	SymbolLine[0 2800 1500 2800 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[2000 3300 2000 4500 800]
-)
-Symbol['7' 1200]
-(
-	SymbolLine[500 5000 2500 1000 800]
-	SymbolLine[0 1000 2500 1000 800]
-)
-Symbol['8' 1200]
-(
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 3700 0 4500 800]
-	SymbolLine[0 3700 700 3000 800]
-	SymbolLine[700 3000 1300 3000 800]
-	SymbolLine[1300 3000 2000 3700 800]
-	SymbolLine[2000 3700 2000 4500 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 2300 700 3000 800]
-	SymbolLine[0 1500 0 2300 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[2000 1500 2000 2300 800]
-	SymbolLine[1300 3000 2000 2300 800]
-)
-Symbol['9' 1200]
-(
-	SymbolLine[500 5000 2000 3000 800]
-	SymbolLine[2000 1500 2000 3000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[0 1500 0 2500 800]
-	SymbolLine[0 2500 500 3000 800]
-	SymbolLine[500 3000 2000 3000 800]
-)
-Symbol[':' 1200]
-(
-	SymbolLine[0 2500 500 2500 800]
-	SymbolLine[0 3500 500 3500 800]
-)
-Symbol[';' 1200]
-(
-	SymbolLine[0 5000 1000 4000 800]
-	SymbolLine[1000 2500 1000 3000 800]
-)
-Symbol['<' 1200]
-(
-	SymbolLine[0 3000 1000 2000 800]
-	SymbolLine[0 3000 1000 4000 800]
-)
-Symbol['=' 1200]
-(
-	SymbolLine[0 2500 2000 2500 800]
-	SymbolLine[0 3500 2000 3500 800]
-)
-Symbol['>' 1200]
-(
-	SymbolLine[0 2000 1000 3000 800]
-	SymbolLine[0 4000 1000 3000 800]
-)
-Symbol['?' 1200]
-(
-	SymbolLine[1000 3000 1000 3500 800]
-	SymbolLine[1000 4500 1000 5000 800]
-	SymbolLine[0 1500 0 2000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[2000 1500 2000 2000 800]
-	SymbolLine[1000 3000 2000 2000 800]
-)
-Symbol['@' 1200]
-(
-	SymbolLine[0 1000 0 4000 800]
-	SymbolLine[0 4000 1000 5000 800]
-	SymbolLine[1000 5000 4000 5000 800]
-	SymbolLine[5000 3500 5000 1000 800]
-	SymbolLine[5000 1000 4000 0 800]
-	SymbolLine[4000 0 1000 0 800]
-	SymbolLine[1000 0 0 1000 800]
-	SymbolLine[1500 2000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[2000 3500 3000 3500 800]
-	SymbolLine[3000 3500 3500 3000 800]
-	SymbolLine[3500 3000 4000 3500 800]
-	SymbolLine[3500 3000 3500 1500 800]
-	SymbolLine[3500 2000 3000 1500 800]
-	SymbolLine[2000 1500 3000 1500 800]
-	SymbolLine[2000 1500 1500 2000 800]
-	SymbolLine[4000 3500 5000 3500 800]
-)
-Symbol['A' 1200]
-(
-	SymbolLine[0 2000 0 5000 800]
-	SymbolLine[0 2000 700 1000 800]
-	SymbolLine[700 1000 1800 1000 800]
-	SymbolLine[1800 1000 2500 2000 800]
-	SymbolLine[2500 2000 2500 5000 800]
-	SymbolLine[0 3000 2500 3000 800]
-)
-Symbol['B' 1200]
-(
-	SymbolLine[0 5000 2000 5000 800]
-	SymbolLine[2000 5000 2500 4500 800]
-	SymbolLine[2500 3300 2500 4500 800]
-	SymbolLine[2000 2800 2500 3300 800]
-	SymbolLine[500 2800 2000 2800 800]
-	SymbolLine[500 1000 500 5000 800]
-	SymbolLine[0 1000 2000 1000 800]
-	SymbolLine[2000 1000 2500 1500 800]
-	SymbolLine[2500 1500 2500 2300 800]
-	SymbolLine[2000 2800 2500 2300 800]
-)
-Symbol['C' 1200]
-(
-	SymbolLine[700 5000 2000 5000 800]
-	SymbolLine[0 4300 700 5000 800]
-	SymbolLine[0 1700 0 4300 800]
-	SymbolLine[0 1700 700 1000 800]
-	SymbolLine[700 1000 2000 1000 800]
-)
-Symbol['D' 1200]
-(
-	SymbolLine[500 1000 500 5000 800]
-	SymbolLine[1800 1000 2500 1700 800]
-	SymbolLine[2500 1700 2500 4300 800]
-	SymbolLine[1800 5000 2500 4300 800]
-	SymbolLine[0 5000 1800 5000 800]
-	SymbolLine[0 1000 1800 1000 800]
-)
-Symbol['E' 1200]
-(
-	SymbolLine[0 2800 1500 2800 800]
-	SymbolLine[0 5000 2000 5000 800]
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 1000 2000 1000 800]
-)
-Symbol['F' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 1000 2000 1000 800]
-	SymbolLine[0 2800 1500 2800 800]
-)
-Symbol['G' 1200]
-(
-	SymbolLine[2000 1000 2500 1500 800]
-	SymbolLine[500 1000 2000 1000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[0 1500 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 2000 5000 800]
-	SymbolLine[2000 5000 2500 4500 800]
-	SymbolLine[2500 3500 2500 4500 800]
-	SymbolLine[2000 3000 2500 3500 800]
-	SymbolLine[1000 3000 2000 3000 800]
-)
-Symbol['H' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[2500 1000 2500 5000 800]
-	SymbolLine[0 3000 2500 3000 800]
-)
-Symbol['I' 1200]
-(
-	SymbolLine[0 1000 1000 1000 800]
-	SymbolLine[500 1000 500 5000 800]
-	SymbolLine[0 5000 1000 5000 800]
-)
-Symbol['J' 1200]
-(
-	SymbolLine[700 1000 1500 1000 800]
-	SymbolLine[1500 1000 1500 4500 800]
-	SymbolLine[1000 5000 1500 4500 800]
-	SymbolLine[500 5000 1000 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 4500 0 4000 800]
-)
-Symbol['K' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 3000 2000 1000 800]
-	SymbolLine[0 3000 2000 5000 800]
-)
-Symbol['L' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 5000 2000 5000 800]
-)
-Symbol['M' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 1000 1500 3000 800]
-	SymbolLine[1500 3000 3000 1000 800]
-	SymbolLine[3000 1000 3000 5000 800]
-)
-Symbol['N' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 1000 2500 5000 800]
-	SymbolLine[2500 1000 2500 5000 800]
-)
-Symbol['O' 1200]
-(
-	SymbolLine[0 1500 0 4500 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[2000 1500 2000 4500 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-)
-Symbol['P' 1200]
-(
-	SymbolLine[500 1000 500 5000 800]
-	SymbolLine[0 1000 2000 1000 800]
-	SymbolLine[2000 1000 2500 1500 800]
-	SymbolLine[2500 1500 2500 2500 800]
-	SymbolLine[2000 3000 2500 2500 800]
-	SymbolLine[500 3000 2000 3000 800]
-)
-Symbol['Q' 1200]
-(
-	SymbolLine[0 1500 0 4500 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1500 1000 800]
-	SymbolLine[1500 1000 2000 1500 800]
-	SymbolLine[2000 1500 2000 4000 800]
-	SymbolLine[1000 5000 2000 4000 800]
-	SymbolLine[500 5000 1000 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[1000 3500 2000 5000 800]
-)
-Symbol['R' 1200]
-(
-	SymbolLine[0 1000 2000 1000 800]
-	SymbolLine[2000 1000 2500 1500 800]
-	SymbolLine[2500 1500 2500 2500 800]
-	SymbolLine[2000 3000 2500 2500 800]
-	SymbolLine[500 3000 2000 3000 800]
-	SymbolLine[500 1000 500 5000 800]
-	SymbolLine[1300 3000 2500 5000 800]
-)
-Symbol['S' 1200]
-(
-	SymbolLine[2000 1000 2500 1500 800]
-	SymbolLine[500 1000 2000 1000 800]
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[0 1500 0 2500 800]
-	SymbolLine[0 2500 500 3000 800]
-	SymbolLine[500 3000 2000 3000 800]
-	SymbolLine[2000 3000 2500 3500 800]
-	SymbolLine[2500 3500 2500 4500 800]
-	SymbolLine[2000 5000 2500 4500 800]
-	SymbolLine[500 5000 2000 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-)
-Symbol['T' 1200]
-(
-	SymbolLine[0 1000 2000 1000 800]
-	SymbolLine[1000 1000 1000 5000 800]
-)
-Symbol['U' 1200]
-(
-	SymbolLine[0 1000 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[2000 1000 2000 4500 800]
-)
-Symbol['V' 1200]
-(
-	SymbolLine[0 1000 1000 5000 800]
-	SymbolLine[1000 5000 2000 1000 800]
-)
-Symbol['W' 1200]
-(
-	SymbolLine[0 1000 0 3000 800]
-	SymbolLine[0 3000 500 5000 800]
-	SymbolLine[500 5000 1500 3000 800]
-	SymbolLine[1500 3000 2500 5000 800]
-	SymbolLine[2500 5000 3000 3000 800]
-	SymbolLine[3000 3000 3000 1000 800]
-)
-Symbol['X' 1200]
-(
-	SymbolLine[0 5000 2500 1000 800]
-	SymbolLine[0 1000 2500 5000 800]
-)
-Symbol['Y' 1200]
-(
-	SymbolLine[0 1000 1000 3000 800]
-	SymbolLine[1000 3000 2000 1000 800]
-	SymbolLine[1000 3000 1000 5000 800]
-)
-Symbol['Z' 1200]
-(
-	SymbolLine[0 1000 2500 1000 800]
-	SymbolLine[0 5000 2500 1000 800]
-	SymbolLine[0 5000 2500 5000 800]
-)
-Symbol['[' 1200]
-(
-	SymbolLine[0 1000 500 1000 800]
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 5000 500 5000 800]
-)
-Symbol['\' 1200]
-(
-	SymbolLine[0 1500 3000 4500 800]
-)
-Symbol[']' 1200]
-(
-	SymbolLine[0 1000 500 1000 800]
-	SymbolLine[500 1000 500 5000 800]
-	SymbolLine[0 5000 500 5000 800]
-)
-Symbol['^' 1200]
-(
-	SymbolLine[0 1500 500 1000 800]
-	SymbolLine[500 1000 1000 1500 800]
-)
-Symbol['_' 1200]
-(
-	SymbolLine[0 5000 2000 5000 800]
-)
-Symbol['a' 1200]
-(
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[2000 3000 2000 4500 800]
-	SymbolLine[2000 4500 2500 5000 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-)
-Symbol['b' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[2000 3500 2000 4500 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[0 3500 500 3000 800]
-)
-Symbol['c' 1200]
-(
-	SymbolLine[500 3000 2000 3000 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 2000 5000 800]
-)
-Symbol['d' 1200]
-(
-	SymbolLine[2000 1000 2000 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-)
-Symbol['e' 1200]
-(
-	SymbolLine[500 5000 2000 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[0 4000 2000 4000 800]
-	SymbolLine[2000 4000 2000 3500 800]
-)
-Symbol['f' 1000]
-(
-	SymbolLine[500 1500 500 5000 800]
-	SymbolLine[500 1500 1000 1000 800]
-	SymbolLine[1000 1000 1500 1000 800]
-	SymbolLine[0 3000 1000 3000 800]
-)
-Symbol['g' 1200]
-(
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[0 6000 500 6500 800]
-	SymbolLine[500 6500 1500 6500 800]
-	SymbolLine[1500 6500 2000 6000 800]
-	SymbolLine[2000 3000 2000 6000 800]
-)
-Symbol['h' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[2000 3500 2000 5000 800]
-)
-Symbol['i' 1000]
-(
-	SymbolLine[0 2000 0 2100 1000]
-	SymbolLine[0 3500 0 5000 800]
-)
-Symbol['j' 1000]
-(
-	SymbolLine[500 2000 500 2100 1000]
-	SymbolLine[500 3500 500 6000 800]
-	SymbolLine[0 6500 500 6000 800]
-)
-Symbol['k' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-	SymbolLine[0 3500 1500 5000 800]
-	SymbolLine[0 3500 1000 2500 800]
-)
-Symbol['l' 1000]
-(
-	SymbolLine[0 1000 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-)
-Symbol['m' 1200]
-(
-	SymbolLine[500 3500 500 5000 800]
-	SymbolLine[500 3500 1000 3000 800]
-	SymbolLine[1000 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[2000 3500 2000 5000 800]
-	SymbolLine[2000 3500 2500 3000 800]
-	SymbolLine[2500 3000 3000 3000 800]
-	SymbolLine[3000 3000 3500 3500 800]
-	SymbolLine[3500 3500 3500 5000 800]
-	SymbolLine[0 3000 500 3500 800]
-)
-Symbol['n' 1200]
-(
-	SymbolLine[500 3500 500 5000 800]
-	SymbolLine[500 3500 1000 3000 800]
-	SymbolLine[1000 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[2000 3500 2000 5000 800]
-	SymbolLine[0 3000 500 3500 800]
-)
-Symbol['o' 1200]
-(
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[2000 3500 2000 4500 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[0 4500 500 5000 800]
-)
-Symbol['p' 1200]
-(
-	SymbolLine[500 3500 500 6500 800]
-	SymbolLine[0 3000 500 3500 800]
-	SymbolLine[500 3500 1000 3000 800]
-	SymbolLine[1000 3000 2000 3000 800]
-	SymbolLine[2000 3000 2500 3500 800]
-	SymbolLine[2500 3500 2500 4500 800]
-	SymbolLine[2000 5000 2500 4500 800]
-	SymbolLine[1000 5000 2000 5000 800]
-	SymbolLine[500 4500 1000 5000 800]
-)
-Symbol['q' 1200]
-(
-	SymbolLine[2000 3500 2000 6500 800]
-	SymbolLine[1500 3000 2000 3500 800]
-	SymbolLine[500 3000 1500 3000 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[0 3500 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-)
-Symbol['r' 1200]
-(
-	SymbolLine[500 3500 500 5000 800]
-	SymbolLine[500 3500 1000 3000 800]
-	SymbolLine[1000 3000 2000 3000 800]
-	SymbolLine[0 3000 500 3500 800]
-)
-Symbol['s' 1200]
-(
-	SymbolLine[500 5000 2000 5000 800]
-	SymbolLine[2000 5000 2500 4500 800]
-	SymbolLine[2000 4000 2500 4500 800]
-	SymbolLine[500 4000 2000 4000 800]
-	SymbolLine[0 3500 500 4000 800]
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[500 3000 2000 3000 800]
-	SymbolLine[2000 3000 2500 3500 800]
-	SymbolLine[0 4500 500 5000 800]
-)
-Symbol['t' 1000]
-(
-	SymbolLine[500 1000 500 4500 800]
-	SymbolLine[500 4500 1000 5000 800]
-	SymbolLine[0 2500 1000 2500 800]
-)
-Symbol['u' 1200]
-(
-	SymbolLine[0 3000 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-	SymbolLine[2000 3000 2000 4500 800]
-)
-Symbol['v' 1200]
-(
-	SymbolLine[0 3000 1000 5000 800]
-	SymbolLine[2000 3000 1000 5000 800]
-)
-Symbol['w' 1200]
-(
-	SymbolLine[0 3000 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[500 5000 1000 5000 800]
-	SymbolLine[1000 5000 1500 4500 800]
-	SymbolLine[1500 3000 1500 4500 800]
-	SymbolLine[1500 4500 2000 5000 800]
-	SymbolLine[2000 5000 2500 5000 800]
-	SymbolLine[2500 5000 3000 4500 800]
-	SymbolLine[3000 3000 3000 4500 800]
-)
-Symbol['x' 1200]
-(
-	SymbolLine[0 3000 2000 5000 800]
-	SymbolLine[0 5000 2000 3000 800]
-)
-Symbol['y' 1200]
-(
-	SymbolLine[0 3000 0 4500 800]
-	SymbolLine[0 4500 500 5000 800]
-	SymbolLine[2000 3000 2000 6000 800]
-	SymbolLine[1500 6500 2000 6000 800]
-	SymbolLine[500 6500 1500 6500 800]
-	SymbolLine[0 6000 500 6500 800]
-	SymbolLine[500 5000 1500 5000 800]
-	SymbolLine[1500 5000 2000 4500 800]
-)
-Symbol['z' 1200]
-(
-	SymbolLine[0 3000 2000 3000 800]
-	SymbolLine[0 5000 2000 3000 800]
-	SymbolLine[0 5000 2000 5000 800]
-)
-Symbol['{' 1200]
-(
-	SymbolLine[500 1500 1000 1000 800]
-	SymbolLine[500 1500 500 2500 800]
-	SymbolLine[0 3000 500 2500 800]
-	SymbolLine[0 3000 500 3500 800]
-	SymbolLine[500 3500 500 4500 800]
-	SymbolLine[500 4500 1000 5000 800]
-)
-Symbol['|' 1200]
-(
-	SymbolLine[0 1000 0 5000 800]
-)
-Symbol['}' 1200]
-(
-	SymbolLine[0 1000 500 1500 800]
-	SymbolLine[500 1500 500 2500 800]
-	SymbolLine[500 2500 1000 3000 800]
-	SymbolLine[500 3500 1000 3000 800]
-	SymbolLine[500 3500 500 4500 800]
-	SymbolLine[0 5000 500 4500 800]
-)
-Symbol['~' 1200]
-(
-	SymbolLine[0 3500 500 3000 800]
-	SymbolLine[500 3000 1000 3000 800]
-	SymbolLine[1000 3000 1500 3500 800]
-	SymbolLine[1500 3500 2000 3500 800]
-	SymbolLine[2000 3500 2500 3000 800]
-)
-Attribute("PCB::grid::unit" "mil")
-Via[79000 55500 6000 2000 0 3500 "" ""]
-Via[47000 45500 6000 2000 0 3500 "" ""]
-Via[91000 73500 6000 2000 0 3500 "" ""]
-Via[9500 127500 4000 2000 0 2000 "" ""]
-Via[11000 117500 4000 2000 0 2000 "" ""]
-Via[10000 132500 4000 2000 0 2000 "" ""]
-Via[10000 138000 4000 2000 0 2000 "" ""]
-Via[9500 143500 4000 2000 0 2000 "" ""]
-Via[125500 91500 4000 2000 0 2000 "" ""]
-Via[125000 102500 4000 2000 0 2000 "" ""]
-Via[112500 94500 6000 2000 0 3500 "" ""]
-Via[11000 107500 4000 2000 0 2000 "" ""]
-Via[103500 148500 4000 2000 0 2000 "" ""]
-Via[83000 46500 6000 2000 0 3500 "" ""]
-Via[87500 128500 4000 2000 0 2000 "" ""]
-Via[89000 157000 4000 2000 0 2000 "" ""]
-Via[86000 113000 4000 2000 0 2000 "" ""]
-Via[111500 107000 4000 2000 0 2000 "" ""]
-Via[55000 101500 4000 2000 0 2000 "" ""]
-Via[107000 128000 4000 2000 0 2000 "" ""]
-Via[115500 128000 4000 2000 0 2000 "" ""]
-
-Element["onsolder" "SOT23" "Q2" "unknown" 33000 103500 -1500 9500 0 100 "auto"]
-(
-	Pad[-300 0 300 0 3400 3000 4000 "1" "1" "onsolder,square"]
-	Pad[-300 -7800 300 -7800 3400 3000 4000 "2" "2" "onsolder,square"]
-	Pad[7900 -3900 8500 -3900 3400 3000 4000 "3" "3" "onsolder,square,edge2"]
-	ElementLine [-2900 2500 11000 2500 1000]
-	ElementLine [-2900 -10300 -2900 2500 1000]
-	ElementLine [-2900 -10300 11000 -10300 1000]
-	ElementLine [11000 -10300 11000 2500 1000]
-
-	)
-
-Element["onsolder" "0805" "R9" "unknown" 67500 55000 -5193 9650 0 100 "auto"]
-(
-	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-393 2755 393 2755 800]
-	ElementLine [-393 -2755 393 -2755 800]
-
-	)
-
-Element["onsolder" "MFP4" "U5" "unknown" 50000 65000 -14500 -10000 0 100 "auto"]
-(
-	Pad[5000 12400 5000 13200 3200 3200 3200 "" "1" "onsolder,square,edge2"]
-	Pad[-5000 12400 -5000 13200 3200 3200 3200 "" "2" "onsolder,square,edge2"]
-	Pad[-5000 -13200 -5000 -12400 3200 3200 3200 "" "3" "onsolder,square"]
-	Pad[5000 -13200 5000 -12400 3200 3200 3200 "" "4" "onsolder,square"]
-
-	)
-
-Element["" "FCAPEL" "C3" "470uF" 112500 70000 -15500 -23000 0 100 ""]
-(
-	Pad[0 8000 0 18000 4200 2000 4200 "" "1" "square,edge2"]
-	Pad[0 -18000 0 -8000 4200 2000 4200 "" "2" "square"]
-	ElementLine [3500 -16338 16338 -16338 1000]
-	ElementLine [-16338 -16338 -3500 -16338 1000]
-	ElementLine [3500 16338 8000 16338 1000]
-	ElementLine [-8000 16338 -3500 16338 1000]
-	ElementLine [8000 16338 16338 8000 1000]
-	ElementLine [-8000 16338 -16338 8000 1000]
-	ElementLine [16338 -16338 16338 8000 1000]
-	ElementLine [-16338 -16338 -16338 8000 1000]
-
-	)
-
-Element["" "0805" "C5" "100nF" 89000 146586 3914 -3586 0 100 ""]
-(
-	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
-	ElementLine [-2755 -393 -2755 393 800]
-	ElementLine [2755 -393 2755 393 800]
-
-	)
-
-Element["" "ACY200" "V1" "unknown" 42500 17500 17874 -9986 0 100 ""]
-(
-	Pin[0 0 5500 3000 6100 3000 "1" "1" "square,edge2"]
-	Pin[20000 0 5500 3000 6100 3000 "2" "2" "edge2"]
-	ElementLine [0 0 5000 0 1000]
-	ElementLine [15000 0 20000 0 1000]
-	ElementLine [5000 -1600 15000 -1600 1000]
-	ElementLine [15000 -1600 15000 1600 1000]
-	ElementLine [15000 1600 5000 1600 1000]
-	ElementLine [5000 1600 5000 -1600 1000]
-
-	)
-
-Element["onsolder" "FUSE_SST" "F1" "1A" 52500 32500 -21672 8949 0 100 "auto"]
-(
-	Pad[-10000 -2250 -10000 2250 8000 2000 8000 "" "1" "onsolder,square"]
-	Pad[10000 -2250 10000 2250 8000 2000 8000 "" "2" "onsolder,square"]
-
-	)
-
-Element["onsolder" "MICRODIP4" "U1" "unknown" 82500 32500 -17172 14949 0 100 "auto"]
-(
-	Pad[-7874 -12992 -7874 -10236 3346 2000 3346 "" "1" "onsolder,square"]
-	Pad[7874 -12992 7874 -10236 3346 2000 3346 "" "2" "onsolder,square"]
-	Pad[-7874 10236 -7874 12992 3346 2000 3346 "" "4" "onsolder,square,edge2"]
-	Pad[7874 10236 7874 12992 3346 1000 3346 "" "3" "onsolder,square,edge2"]
-	ElementLine [-10137 -8050 -10137 8050 1000]
-	ElementLine [10137 -8050 10137 8050 1000]
-
-	)
-
-Element["onsolder" "DPAK" "Q1" "unknown" 116500 61000 -16100 -14000 0 100 "auto"]
-(
-	Pad[9000 19550 9000 25050 6300 2000 8300 "" "1" "onsolder,square,edge2"]
-	Pad[-9000 19550 -9000 25050 6300 2000 8300 "" "3" "onsolder,square,edge2"]
-	Pad[0 -800 0 800 22800 2000 24800 "" "4" "onsolder,square"]
-	ElementLine [-12900 13700 12900 13700 1000]
-	ElementLine [-12900 -13700 -12900 13700 1000]
-	ElementLine [-12900 -13700 -10400 -13700 1000]
-	ElementLine [-10400 -13700 -8400 -15700 1000]
-	ElementLine [-8400 -15700 8400 -15700 1000]
-	ElementLine [8400 -15700 10400 -13700 1000]
-	ElementLine [10400 -13700 12900 -13700 1000]
-	ElementLine [12900 -13700 12900 13700 1000]
-	ElementLine [1000 14200 1000 19200 2000]
-	ElementLine [500 19200 1000 19200 2000]
-	ElementLine [500 14200 500 19200 2000]
-	ElementLine [0 14200 500 14200 2000]
-	ElementLine [0 14200 0 19200 2000]
-	ElementLine [-500 19200 0 19200 2000]
-	ElementLine [-500 14200 -500 19200 2000]
-	ElementLine [-1000 14200 -500 14200 2000]
-	ElementLine [-1000 14200 -1000 19200 2000]
-
-	)
-
-Element["onsolder" "0805" "R7" "100k" 97000 84500 -10500 6000 0 100 "auto"]
-(
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-2755 -393 -2755 393 800]
-	ElementLine [2755 -393 2755 393 800]
-
-	)
-
-Element["onsolder" "0805" "R3" "510k" 90000 56043 -10000 -3043 0 100 "auto"]
-(
-	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [2755 -393 2755 393 800]
-	ElementLine [-2755 -393 -2755 393 800]
-
-	)
-
-Element["onsolder" "0805" "R4" "510k" 82500 69000 -10543 6500 0 100 "auto"]
-(
-	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [2755 -393 2755 393 800]
-	ElementLine [-2755 -393 -2755 393 800]
-
-	)
-
-Element["onsolder" "0805" "R2" "200k" 97500 70000 -9957 -500 0 100 "auto"]
-(
-	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [2755 -393 2755 393 800]
-	ElementLine [-2755 -393 -2755 393 800]
-
-	)
-
-Element["onsolder" "0805" "R1" "200k" 97500 56000 -4107 -6850 0 100 "auto"]
-(
-	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [2755 -393 2755 393 800]
-	ElementLine [-2755 -393 -2755 393 800]
-
-	)
-
-Element["" "GSIP5" "PROG" "unknown" 122000 113500 -14500 -12500 0 100 ""]
-(
-	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
-	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
-	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
-	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
-	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
-	ElementLine [-5000 0 -5000 40000 2000]
-	ElementLine [5000 0 5000 40000 2000]
-	ElementLine [-5000 5000 5000 5000 1000]
-	ElementArc [0 0 5000 5000 180 180 2000]
-	ElementArc [0 40000 5000 5000 0 180 2000]
-
-	)
-
-Element["onsolder" "0805" "R8" "unknown" 19500 115500 -5500 -4000 0 100 "auto"]
-(
-	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-393 2755 393 2755 800]
-	ElementLine [-393 -2755 393 -2755 800]
-
-	)
-
-Element["onsolder" "0805" "C1" "100nF" 98500 128000 -13500 3500 0 100 "auto"]
-(
-	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-393 2755 393 2755 800]
-	ElementLine [-393 -2755 393 -2755 800]
-
-	)
-
-Element["onsolder" "0805" "C2" "1uF" 89000 139500 -3000 12500 0 100 "auto"]
-(
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-2755 -393 -2755 393 800]
-	ElementLine [2755 -393 2755 393 800]
-
-	)
-
-Element["onsolder" "0805" "R6" "12.4k" 105000 140000 3000 12500 0 100 "auto"]
-(
-	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [2755 -393 2755 393 800]
-	ElementLine [-2755 -393 -2755 393 800]
-
-	)
-
-Element["onsolder" "0805" "R5" "unknown" 96500 139500 -2500 12500 0 100 "auto"]
-(
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-2755 -393 -2755 393 800]
-	ElementLine [2755 -393 2755 393 800]
-
-	)
-
-Element["" "TERM_2_5MM" "ACOUT" "unknown" 112500 34685 -36185 -28685 0 100 ""]
-(
-	Pin[0 0 12000 3000 12000 5700 "" "1" "square"]
-	Pin[0 -19685 12000 3000 12000 5700 "" "2" ""]
-	ElementLine [-16388 -29527 16388 -29527 1000]
-	ElementLine [-16388 9842 16388 9842 1000]
-	ElementLine [16388 -29527 16388 9842 1000]
-	ElementLine [-16388 -29527 -16388 9842 1000]
-
-	)
-
-Element["" "TERM_2_5MM" "ACIN" "unknown" 20000 34685 18815 -28685 0 100 ""]
-(
-	Pin[0 0 12000 3000 12000 5700 "" "1" "square"]
-	Pin[0 -19685 12000 3000 12000 5700 "" "2" ""]
-	ElementLine [-16388 -29527 16388 -29527 1000]
-	ElementLine [-16388 9842 16388 9842 1000]
-	ElementLine [16388 -29527 16388 9842 1000]
-	ElementLine [-16388 -29527 -16388 9842 1000]
-
-	)
-
-Element["onsolder" "0805" "C4" "100nF" 116000 101500 1414 -3000 0 100 "auto"]
-(
-	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-393 -2755 393 -2755 800]
-	ElementLine [-393 2755 393 2755 800]
-
-	)
-
-Element["onsolder" "0805" "R10" "220" 38000 83000 6000 7500 0 100 "auto"]
-(
-	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "onsolder,square"]
-	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "onsolder,square"]
-	ElementLine [-2755 -393 -2755 393 800]
-	ElementLine [2755 -393 2755 393 800]
-
-	)
-
-Element["" "D2PAK" "D1" "unknown" 65197 59981 -21178 37216 0 100 ""]
-(
-	Attribute("author" "DJ Delorie")
-	Attribute("copyright" "2006 DJ Delorie")
-	Attribute("use-license" "Unlimited")
-	Attribute("dist-license" "GPL")
-	Pad[-2953 17519 2559 17519 35039 2000 37039 "" "1" "square,edge2"]
-	Pad[9842 -28937 9842 -19489 5118 2000 7118 "" "2" "square"]
-	Pad[-197 -28937 -197 -19489 5118 2000 7118 "" "1" "square"]
-	Pad[-10237 -28937 -10237 -19489 5118 2000 7118 "" "3" "square"]
-	ElementLine [-22048 -33071 -22048 36614 1000]
-	ElementLine [-22048 36614 21653 36614 1000]
-	ElementLine [21653 -33071 21653 36614 1000]
-	ElementLine [-22048 -33071 21653 -33071 1000]
-
-	)
-
-Element["onsolder" "SO8" "U3" "unknown" 34000 130500 -13500 17000 0 100 "auto"]
-(
-	Pad[7000 -7500 13500 -7500 2000 1000 3000 "1" "1" "onsolder,square,edge2"]
-	Pad[7000 -2500 13500 -2500 2000 1000 3000 "2" "2" "onsolder,square,edge2"]
-	Pad[7000 2500 13500 2500 2000 1000 3000 "3" "3" "onsolder,square,edge2"]
-	Pad[7000 7500 13500 7500 2000 1000 3000 "4" "4" "onsolder,square,edge2"]
-	Pad[-13500 7500 -7000 7500 2000 1000 3000 "5" "5" "onsolder,square"]
-	Pad[-13500 2500 -7000 2500 2000 1000 3000 "6" "6" "onsolder,square"]
-	Pad[-13500 -2500 -7000 -2500 2000 1000 3000 "7" "7" "onsolder,square"]
-	Pad[-13500 -7500 -7000 -7500 2000 1000 3000 "8" "8" "onsolder,square"]
-	ElementLine [15500 -9500 15500 9500 1000]
-	ElementLine [-15500 9500 15500 9500 1000]
-	ElementLine [-15500 -9500 -15500 9500 1000]
-	ElementLine [2500 -9500 15500 -9500 1000]
-	ElementLine [-15500 -9500 -2500 -9500 1000]
-	ElementArc [0 -9500 2500 2500 0 180 1000]
-
-	)
-
-Element["" "RFD22301" "U4" "unknown" 47000 102500 -40500 -4000 0 100 ""]
-(
-	Pad[-31400 5000 -21400 5000 3200 3200 3200 "" "1" "square"]
-	Pad[-31400 10000 -21400 10000 3200 3200 3200 "" "2" "square"]
-	Pad[-31400 15000 -21400 15000 3200 3200 3200 "" "3" "square"]
-	Pad[-31400 20000 -21400 20000 3200 3200 3200 "" "4" "square"]
-	Pad[-31400 25000 -21400 25000 3200 3200 3200 "" "5" "square"]
-	Pad[-31400 30000 -21400 30000 3200 3200 3200 "" "6" "square"]
-	Pad[-31400 35000 -21400 35000 3200 3200 3200 "" "7" "square"]
-	Pad[-31400 40000 -21400 40000 3200 3200 3200 "" "8" "square"]
-	Pad[21400 5000 31400 5000 3200 3200 3200 "" "19" "square,edge2"]
-	Pad[21400 10000 31400 10000 3200 3200 3200 "" "18" "square,edge2"]
-	Pad[21400 15000 31400 15000 3200 3200 3200 "" "17" "square,edge2"]
-	Pad[21400 20000 31400 20000 3200 3200 3200 "" "16" "square,edge2"]
-	Pad[21400 25000 31400 25000 3200 3200 3200 "" "15" "square,edge2"]
-	Pad[21400 30000 31400 30000 3200 3200 3200 "" "14" "square,edge2"]
-	Pad[21400 35000 31400 35000 3200 3200 3200 "" "13" "square,edge2"]
-	Pad[21400 40000 31400 40000 3200 3200 3200 "" "12" "square,edge2"]
-	Pad[21400 45000 31400 45000 3200 3200 3200 "" "11" "square,edge2"]
-	Pad[21400 50000 31400 50000 3200 3200 3200 "" "10" "square,edge2"]
-	Pad[21400 55000 31400 55000 3200 3200 3200 "" "9" "square,edge2"]
-
-	)
-
-Element["onsolder" "SO8" "U2" "unknown" 98500 107500 -17000 16000 0 100 "auto"]
-(
-	Pad[-7500 -13500 -7500 -7000 2000 1000 3000 "1" "1" "onsolder,square"]
-	Pad[-2500 -13500 -2500 -7000 2000 1000 3000 "2" "2" "onsolder,square"]
-	Pad[2500 -13500 2500 -7000 2000 1000 3000 "3" "3" "onsolder,square"]
-	Pad[7500 -13500 7500 -7000 2000 1000 3000 "4" "4" "onsolder,square"]
-	Pad[7500 7000 7500 13500 2000 1000 3000 "5" "5" "onsolder,square,edge2"]
-	Pad[2500 7000 2500 13500 2000 1000 3000 "6" "6" "onsolder,square,edge2"]
-	Pad[-2500 7000 -2500 13500 2000 1000 3000 "7" "7" "onsolder,square,edge2"]
-	Pad[-7500 7000 -7500 13500 2000 1000 3000 "8" "8" "onsolder,square,edge2"]
-	ElementLine [-9500 -15500 9500 -15500 1000]
-	ElementLine [9500 -15500 9500 15500 1000]
-	ElementLine [-9500 15500 9500 15500 1000]
-	ElementLine [-9500 -15500 -9500 -2500 1000]
-	ElementLine [-9500 2500 -9500 15500 1000]
-	ElementArc [-9500 0 2500 2500 90 180 1000]
-
-	)
-
-Element["" "TERM_2_5MM" "SWITCH" "unknown" 20000 77500 -14000 13500 0 100 ""]
-(
-	Pin[0 0 12000 3000 12000 5700 "" "1" "square"]
-	Pin[0 -19685 12000 3000 12000 5700 "" "2" ""]
-	ElementLine [-16388 -29527 16388 -29527 1000]
-	ElementLine [-16388 9842 16388 9842 1000]
-	ElementLine [16388 -29527 16388 9842 1000]
-	ElementLine [-16388 -29527 -16388 9842 1000]
-
-	)
-Layer(1 "top")
-(
-	Line[25500 138000 10500 138000 1000 2000 "clearline"]
-	Line[10500 138000 10000 137500 1000 2000 "clearline"]
-	Line[23000 133000 10500 133000 1000 2000 "clearline"]
-	Line[10500 133000 10000 132500 1000 2000 "clearline"]
-	Line[23000 128000 10500 128000 1000 2000 "clearline"]
-	Line[10500 128000 10000 127500 1000 2000 "clearline"]
-	Line[112500 15000 112500 12500 2500 2000 "clearline"]
-	Line[122000 113500 103000 113500 1000 2000 "clearline"]
-	Line[103000 113500 99000 117500 1000 2000 "clearline"]
-	Line[99000 117500 73400 117500 1000 2000 "clearline"]
-	Line[73400 122500 100500 122500 1000 2000 "clearline"]
-	Line[100500 122500 101500 123500 1000 2000 "clearline"]
-	Line[101500 123500 122000 123500 1000 2000 "clearline"]
-	Line[102000 133500 122000 133500 1000 2000 "clearline"]
-	Line[94000 137500 100000 143500 1000 2000 "clearline"]
-	Line[100000 143500 122000 143500 1000 2000 "clearline"]
-	Line[20000 77500 5500 77500 1000 2000 "clearline"]
-	Line[5500 77500 3000 80000 1000 2000 "clearline"]
-	Line[3000 80000 3000 119500 1000 2000 "clearline"]
-	Line[3000 119500 6500 123000 1000 2000 "clearline"]
-	Line[6500 123000 20100 123000 1000 2000 "clearline"]
-	Line[20100 123000 20600 122500 1000 2000 "clearline"]
-	Line[20600 117500 10500 117500 1000 2000 "clearline"]
-	Line[65000 35768 65000 77500 2500 2000 "clearline"]
-	Line[79000 55500 65000 55500 2500 2000 "clearline"]
-	Line[20000 34685 29185 34685 2500 2000 "clearline"]
-	Line[29185 34685 39000 44500 2500 2000 "clearline"]
-	Line[39000 44500 39000 61000 2500 2000 "clearline"]
-	Line[39000 61000 41500 63500 2500 2000 "clearline"]
-	Line[41500 63500 51000 63500 2500 2000 "clearline"]
-	Line[51000 63500 65000 77500 2500 2000 "clearline"]
-	Line[54960 35768 54960 37540 2500 2000 "clearline"]
-	Line[54960 37540 47000 45500 2500 2000 "clearline"]
-	Line[112500 94000 112500 83000 2500 2000 "clearline"]
-	Line[125000 92000 125500 91500 1000 2000 "clearline"]
-	Line[91000 73500 96000 73500 2500 2000 "clearline"]
-	Line[11500 107500 20600 107500 1000 2000 "clearline"]
-	Line[20600 107500 20600 112500 1000 2000 "clearline"]
-	Line[10000 143000 20100 143000 1000 2000 "clearline"]
-	Line[20100 143000 20600 142500 1000 2000 "clearline"]
-	Line[73000 157500 73000 152900 1000 2000 "clearline"]
-	Line[73000 152900 73400 152500 1000 2000 "clearline"]
-	Line[73400 152500 86629 152500 1000 2000 "clearline"]
-	Line[86629 152500 89000 150129 1000 2000 "clearline"]
-	Line[122000 153500 92371 153500 1000 2000 "clearline"]
-	Line[92371 153500 89000 150129 1000 2000 "clearline"]
-	Line[75039 35768 75039 33961 2500 2000 "clearline"]
-	Line[75039 33961 79000 30000 2500 2000 "clearline"]
-	Line[79000 30000 92000 30000 2500 2000 "clearline"]
-	Line[92000 30000 98000 24000 2500 2000 "clearline"]
-	Line[98000 24000 101815 24000 2500 2000 "clearline"]
-	Line[101815 24000 112500 34685 2500 2000 "clearline"]
-	Line[90500 53500 90500 73000 2500 2000 "clearline"]
-	Line[90500 73000 91000 73500 2500 2000 "clearline"]
-	Line[73400 112500 73400 107500 1000 2000 "clearline"]
-	Line[59000 114000 71900 114000 1000 2000 "clearline"]
-	Line[71900 114000 73400 112500 1000 2000 "clearline"]
-	Line[103500 148500 103500 153500 1000 2000 "clearline"]
-	Line[125000 102500 128000 105500 1000 2000 "clearline"]
-	Line[128000 105500 128000 147500 1000 2000 "clearline"]
-	Line[128000 147500 122000 153500 1000 2000 "clearline"]
-	Line[66500 152000 72900 152000 1000 2000 "clearline"]
-	Line[72900 152000 73400 152500 1000 2000 "clearline"]
-	Line[73400 142500 57000 142500 1000 2000 "clearline"]
-	Line[52500 120500 59000 114000 1000 2000 "clearline"]
-	Line[20600 142500 57000 142500 1000 2000 "clearline"]
-	Line[52500 120500 52500 142500 1000 2000 "clearline"]
-	Line[63000 142500 63000 148500 1000 2000 "clearline"]
-	Line[63000 148500 66500 152000 1000 2000 "clearline"]
-	Line[90500 53500 90000 53500 2500 2000 "clearline"]
-	Line[90000 53500 83000 46500 2500 2000 "clearline"]
-	Line[81500 132500 83000 131000 1000 2000 "clearline"]
-	Line[83000 131000 83000 125500 1000 2000 "clearline"]
-	Line[83000 125500 84000 124500 1000 2000 "clearline"]
-	Line[84000 124500 93000 124500 1000 2000 "clearline"]
-	Line[102000 133500 93000 124500 1000 2000 "clearline"]
-	Line[81500 132500 73400 132500 1000 2000 "clearline"]
-	Line[89000 143043 89000 130000 1000 2000 "clearline"]
-	Line[89000 130000 87500 128500 1000 2000 "clearline"]
-	Line[93750 137250 89250 137250 1000 2000 "clearline"]
-	Line[89250 137250 89000 137500 1000 2000 "clearline"]
-	Line[73400 137500 89000 137500 1000 2000 "clearline"]
-	Line[89000 157000 89000 150129 1000 2000 "clearline"]
-	Line[125500 91000 123500 91000 1000 2000 "clearline"]
-	Line[123500 91000 120500 94000 1000 2000 "clearline"]
-	Line[120500 94000 120500 104000 1000 2000 "clearline"]
-	Line[120500 104000 113500 111000 1000 2000 "clearline"]
-	Line[113500 111000 100500 111000 1000 2000 "clearline"]
-	Line[100500 111000 98500 113000 1000 2000 "clearline"]
-	Line[98500 113000 86000 113000 1000 2000 "clearline"]
-	Line[54500 102000 81500 102000 1000 2000 "clearline"]
-	Line[81500 102000 86500 107000 1000 2000 "clearline"]
-	Line[86500 107000 111000 107000 1000 2000 "clearline"]
-	Line[111000 107000 111500 107500 1000 2000 "clearline"]
-	Line[107000 128000 115500 128000 1000 2000 "clearline"]
-	Line[96000 73500 112500 57000 2500 2000 "clearline"]
-)
-Layer(2 "ground")
-(
-)
-Layer(3 "signal2")
-(
-)
-Layer(4 "signal3")
-(
-)
-Layer(5 "power")
-(
-)
-Layer(6 "bottom")
-(
-	Line[23750 138000 10500 138000 1000 2000 "clearline"]
-	Line[10500 138000 10000 137500 1000 2000 "clearline"]
-	Line[23750 133000 10500 133000 1000 2000 "clearline"]
-	Line[10500 133000 10000 132500 1000 2000 "clearline"]
-	Line[23750 128000 10500 128000 1000 2000 "clearline"]
-	Line[10500 128000 10000 127500 1000 2000 "clearline"]
-	Line[20000 15000 20000 12500 2500 2000 "clearline"]
-	Line[20000 12500 27000 5500 2500 2000 "clearline"]
-	Line[27000 5500 103000 5500 2500 2000 "clearline"]
-	Line[103000 5500 112500 15000 2500 2000 "clearline"]
-	Line[42500 17500 42500 5500 2500 2000 "clearline"]
-	Line[90374 20886 90374 5874 2500 2000 "clearline"]
-	Line[90374 5874 90000 5500 2500 2000 "clearline"]
-	Line[62500 17500 71240 17500 2500 2000 "clearline"]
-	Line[71240 17500 74626 20886 2500 2000 "clearline"]
-	Line[42500 32500 22185 32500 2500 2000 "clearline"]
-	Line[22185 32500 20000 34685 2500 2000 "clearline"]
-	Line[89000 143043 96500 143043 1000 2000 "clearline"]
-	Line[96500 135957 104500 135957 1000 2000 "clearline"]
-	Line[104500 135957 105000 136457 1000 2000 "clearline"]
-	Line[96000 117750 96000 126957 1000 2000 "clearline"]
-	Line[96000 126957 94957 128000 1000 2000 "clearline"]
-	Line[101000 126957 102043 128000 1000 2000 "clearline"]
-	Line[122000 143500 123500 143500 1000 2000 "clearline"]
-	Line[96000 97250 96000 89043 1000 2000 "clearline"]
-	Line[96000 89043 97000 88043 1000 2000 "clearline"]
-	Line[91000 97250 91000 81043 1000 2000 "clearline"]
-	Line[91000 81043 82500 72543 1000 2000 "clearline"]
-	Line[43700 79100 45000 77800 1000 2000 "clearline"]
-	Line[15957 115500 12500 115500 1000 2000 "clearline"]
-	Line[12500 115500 10500 117500 1000 2000 "clearline"]
-	Line[107500 83300 109300 83300 2500 2000 "clearline"]
-	Line[109300 83300 112500 86500 2500 2000 "clearline"]
-	Line[112500 86500 112500 94000 2500 2000 "clearline"]
-	Line[90374 44114 90374 52126 2500 2000 "clearline"]
-	Line[90374 52126 90000 52500 2500 2000 "clearline"]
-	Line[90000 52500 97457 52500 2500 2000 "clearline"]
-	Line[97457 52500 97500 52457 2500 2000 "clearline"]
-	Line[97500 52457 107957 52457 2500 2000 "clearline"]
-	Line[107957 52457 116500 61000 2500 2000 "clearline"]
-	Line[82500 65457 84129 65457 2500 2000 "clearline"]
-	Line[84129 65457 90000 59586 2500 2000 "clearline"]
-	Line[97500 59543 97500 66457 2500 2000 "clearline"]
-	Line[55000 52200 61157 52200 2500 2000 "clearline"]
-	Line[61157 52200 63957 55000 2500 2000 "clearline"]
-	Line[62500 17500 62500 32500 2500 2000 "clearline"]
-	Line[71043 55000 78500 55000 2500 2000 "clearline"]
-	Line[78500 55000 79000 55500 2500 2000 "clearline"]
-	Line[45000 52200 45000 47500 2500 2000 "clearline"]
-	Line[45000 47500 47000 45500 2500 2000 "clearline"]
-	Line[91000 117750 88750 117750 1000 2000 "clearline"]
-	Line[125500 91500 125500 83300 1000 2000 "clearline"]
-	Line[97500 73543 91043 73543 2500 2000 "clearline"]
-	Line[91043 73543 91000 73500 2500 2000 "clearline"]
-	Line[97000 80957 97000 73543 2500 2000 "clearline"]
-	Line[17500 97500 17500 101500 1000 2000 "clearline"]
-	Line[10000 143000 43000 143000 1000 2000 "clearline"]
-	Line[43000 143000 45000 141000 1000 2000 "clearline"]
-	Line[45000 141000 45000 123750 1000 2000 "clearline"]
-	Line[45000 123750 44250 123000 1000 2000 "clearline"]
-	Line[74000 61000 81500 61000 1000 2000 "clearline"]
-	Line[81500 61000 84500 58000 1000 2000 "clearline"]
-	Line[96500 143043 96500 153500 1000 2000 "clearline"]
-	Line[96500 153500 98000 155000 1000 2000 "clearline"]
-	Line[105000 143543 105000 147000 1000 2000 "clearline"]
-	Line[105000 147000 103500 148500 1000 2000 "clearline"]
-	Line[9500 143000 4500 143000 1000 2000 "clearline"]
-	Line[4500 143000 4000 142500 1000 2000 "clearline"]
-	Line[4000 142500 4000 115000 1000 2000 "clearline"]
-	Line[17500 101500 4000 115000 1000 2000 "clearline"]
-	Line[112500 95000 118500 95000 1000 2000 "clearline"]
-	Line[118500 95000 120000 96500 1000 2000 "clearline"]
-	Line[120000 96500 129000 96500 1000 2000 "clearline"]
-	Line[129000 96500 130500 98000 1000 2000 "clearline"]
-	Line[130500 98000 130500 104500 1000 2000 "clearline"]
-	Line[127000 108000 130500 104500 1000 2000 "clearline"]
-	Line[109000 155000 98000 155000 1000 2000 "clearline"]
-	Line[80614 44114 83000 46500 2500 2000 "clearline"]
-	Line[84500 58000 84500 48000 1000 2000 "clearline"]
-	Line[84500 48000 83250 46750 1000 2000 "clearline"]
-	Line[83457 135957 83457 152957 1000 2000 "clearline"]
-	Line[83457 135957 89000 135957 1000 2000 "clearline"]
-	Line[87500 128500 61000 128500 1000 2000 "clearline"]
-	Line[83457 153000 83457 154457 1000 2000 "clearline"]
-	Line[83457 154457 86000 157000 1000 2000 "clearline"]
-	Line[86000 157000 89000 157000 1000 2000 "clearline"]
-	Line[64000 71000 30000 71000 1000 2000 "clearline"]
-	Line[64000 71000 74000 61000 1000 2000 "clearline"]
-	Line[101500 80000 102000 80500 1000 2000 "clearline"]
-	Line[102000 80500 102000 91500 1000 2000 "clearline"]
-	Line[102000 91500 101000 92500 1000 2000 "clearline"]
-	Line[125000 102500 119586 102500 1000 2000 "clearline"]
-	Line[106000 99000 109000 99000 1000 2000 "clearline"]
-	Line[109000 99000 112500 102500 1000 2000 "clearline"]
-	Line[23000 115500 23000 113500 1000 2000 "clearline"]
-	Line[23000 113500 33000 103500 1000 2000 "clearline"]
-	Line[19500 95500 17500 97500 1000 2000 "clearline"]
-	Line[41500 99500 41500 90000 1000 2000 "clearline"]
-	Line[41500 90000 38000 86500 1000 2000 "clearline"]
-	Line[44500 78000 39500 78000 1000 2000 "clearline"]
-	Line[39500 78000 38000 79500 1000 2000 "clearline"]
-	Line[55000 78000 55000 122500 1000 2000 "clearline"]
-	Line[55000 122500 61000 128500 1000 2000 "clearline"]
-	Line[86000 113000 91000 118000 1000 2000 "clearline"]
-	Line[55000 118500 31000 118500 1000 2000 "clearline"]
-	Line[31000 118500 26500 123000 1000 2000 "clearline"]
-	Line[101000 127000 101000 118000 1000 2000 "clearline"]
-	Line[127000 108000 115500 108000 1000 2000 "clearline"]
-	Line[115500 108000 115500 148500 1000 2000 "clearline"]
-	Line[115500 148500 109000 155000 1000 2000 "clearline"]
-	Line[111500 107000 111500 103500 1000 2000 "clearline"]
-	Line[111500 103500 112500 102500 1000 2000 "clearline"]
-	Line[105000 136500 108500 136500 1000 2000 "clearline"]
-	Line[108500 136500 111500 133500 1000 2000 "clearline"]
-	Line[111500 133500 111500 126500 1000 2000 "clearline"]
-	Line[111500 126500 106000 121000 1000 2000 "clearline"]
-	Line[107000 128000 102000 128000 1000 2000 "clearline"]
-	Line[20000 58000 22500 58000 1000 2000 "clearline"]
-	Line[22500 58000 30000 65500 1000 2000 "clearline"]
-	Line[97000 80000 101500 80000 1000 2000 "clearline"]
-	Line[74626 44114 80614 44114 2500 2000 "clearline"]
-	Line[30000 65500 30000 95500 1000 2000 "clearline"]
-	Line[33000 95500 19500 95500 1000 2000 "clearline"]
-	Line[101000 92500 101000 97000 1000 2000 "clearline"]
-	Line[101000 97000 101000 104500 1000 2000 ""]
-	Polygon("found,clearpoly")
-	(
-		[90000 111500] [107000 111500] [107000 103500] [90000 103500] 
-	)
-)
-Layer(7 "outline")
-(
-	Line[0 162000 133000 162000 1000 2000 "clearline"]
-	Line[133000 162000 133000 0 1000 2000 "clearline"]
-	Line[133000 0 0 0 1000 2000 "clearline"]
-	Line[0 0 0 162000 1000 2000 "clearline,selected"]
-)
-Layer(8 "spare")
-(
-)
-Layer(9 "silk")
-(
-)
-Layer(10 "silk")
-(
-)
-NetList()
-(
-	Net("GND" "(unknown)")
-	(
-		Connect("C2-1")
-		Connect("C3-2")
-		Connect("C4-1")
-		Connect("C5-1")
-		Connect("PROG-5")
-		Connect("Q2-2")
-		Connect("R2-1")
-		Connect("R6-1")
-		Connect("R7-1")
-		Connect("SWITCH-2")
-		Connect("U1-4")
-		Connect("U2-3")
-		Connect("U3-1")
-		Connect("U3-2")
-		Connect("U3-3")
-		Connect("U3-4")
-		Connect("U4-1")
-		Connect("U4-2")
-		Connect("U4-8")
-		Connect("U4-9")
-		Connect("U4-10")
-		Connect("U4-12")
-		Connect("U4-18")
-		Connect("U4-19")
-	)
-	Net("unnamed_net1" "(unknown)")
-	(
-		Connect("F1-2")
-		Connect("U1-1")
-		Connect("V1-2")
-	)
-	Net("unnamed_net2" "(unknown)")
-	(
-		Connect("ACIN-2")
-		Connect("ACOUT-2")
-		Connect("U1-2")
-		Connect("V1-1")
-	)
-	Net("unnamed_net3" "(unknown)")
-	(
-		Connect("Q1-4")
-		Connect("R1-2")
-		Connect("R3-2")
-		Connect("U1-3")
-	)
-	Net("unnamed_net4" "(unknown)")
-	(
-		Connect("ACIN-1")
-		Connect("D1-1")
-		Connect("F1-1")
-		Connect("R9-2")
-	)
-	Net("unnamed_net5" "(unknown)")
-	(
-		Connect("C4-2")
-		Connect("C5-2")
-		Connect("PROG-4")
-		Connect("U2-4")
-		Connect("U3-8")
-		Connect("U4-13")
-		Connect("U5-1")
-	)
-	Net("unnamed_net6" "(unknown)")
-	(
-		Connect("C1-2")
-		Connect("C2-2")
-		Connect("C3-1")
-		Connect("Q1-3")
-		Connect("R5-2")
-		Connect("U2-6")
-	)
-	Net("unnamed_net7" "(unknown)")
-	(
-		Connect("C1-1")
-		Connect("U2-7")
-	)
-	Net("unnamed_net8" "(unknown)")
-	(
-		Connect("R1-1")
-		Connect("R2-2")
-	)
-	Net("unnamed_net9" "(unknown)")
-	(
-		Connect("R3-1")
-		Connect("R4-2")
-	)
-	Net("unnamed_net10" "(unknown)")
-	(
-		Connect("R4-1")
-		Connect("U2-1")
-	)
-	Net("unnamed_net11" "(unknown)")
-	(
-		Connect("R7-2")
-		Connect("U2-2")
-	)
-	Net("unnamed_net12" "(unknown)")
-	(
-		Connect("R5-1")
-		Connect("R6-2")
-		Connect("U2-5")
-	)
-	Net("unnamed_net13" "(unknown)")
-	(
-		Connect("Q1-1")
-		Connect("U2-8")
-	)
-	Net("unnamed_net14" "(unknown)")
-	(
-		Connect("R8-1")
-		Connect("U4-3")
-	)
-	Net("unnamed_net15" "(unknown)")
-	(
-		Connect("SWITCH-1")
-		Connect("U4-4")
-	)
-	Net("unnamed_net16" "(unknown)")
-	(
-		Connect("U3-7")
-		Connect("U4-5")
-	)
-	Net("unnamed_net17" "(unknown)")
-	(
-		Connect("U3-6")
-		Connect("U4-6")
-	)
-	Net("unnamed_net18" "(unknown)")
-	(
-		Connect("U3-5")
-		Connect("U4-7")
-	)
-	Net("unnamed_net19" "(unknown)")
-	(
-		Connect("PROG-1")
-		Connect("U4-17")
-	)
-	Net("unnamed_net20" "(unknown)")
-	(
-		Connect("PROG-2")
-		Connect("U4-16")
-	)
-	Net("unnamed_net21" "(unknown)")
-	(
-		Connect("PROG-3")
-		Connect("U4-14")
-	)
-	Net("unnamed_net22" "(unknown)")
-	(
-		Connect("ACOUT-1")
-		Connect("D1-2")
-	)
-	Net("unnamed_net23" "(unknown)")
-	(
-		Connect("D1-3")
-		Connect("U5-3")
-	)
-	Net("unnamed_net24" "(unknown)")
-	(
-		Connect("R9-1")
-		Connect("U5-4")
-	)
-	Net("unnamed_net25" "(unknown)")
-	(
-		Connect("R10-1")
-		Connect("U5-2")
-	)
-	Net("unnamed_net26" "(unknown)")
-	(
-		Connect("Q2-3")
-		Connect("R10-2")
-	)
-	Net("unnamed_net27" "(unknown)")
-	(
-		Connect("Q2-1")
-		Connect("R8-2")
-	)
-)
-

--- a/schem/BLE_AC_Controller.sch
+++ /dev/null
@@ -1,454 +1,1 @@
-v 20130925 2
-C 26800 55400 1 0 0 bridge-2.sym
-{
-T 27000 56400 5 10 1 1 0 0 1
-refdes=U1
-T 27000 56600 5 10 0 0 0 0 1
-device=BRIDGE
-T 27000 56800 5 10 0 0 0 0 1
-symversion=0.1
-T 27000 56700 5 10 1 1 0 0 1
-device=MDB8SFSCT
-T 27400 56400 5 10 1 1 0 0 1
-footprint=MICRODIP4
-}
-C 24800 55300 1 0 1 connector2-2.sym
-{
-T 24100 56600 5 10 1 1 0 0 1
-refdes=ACIN
-T 24500 56550 5 10 0 0 0 6 1
-device=CONNECTOR_2
-T 24100 55050 5 10 1 1 0 0 1
-footprint=TERM_2_5MM
-}
-C 28500 56000 1 90 0 gnd-1.sym
-N 28000 56100 28200 56100 4
-C 25200 56100 1 0 0 fuse-1.sym
-{
-T 25400 56500 5 10 0 0 0 0 1
-device=FUSE
-T 25200 56200 5 10 1 1 0 0 1
-refdes=F1
-T 25400 56700 5 10 0 0 0 0 1
-symversion=0.1
-T 26000 56200 5 10 1 1 0 0 1
-value=1A
-T 25200 55800 5 10 1 1 0 0 1
-footprint=FUSE_SST
-}
-C 26500 55000 1 90 0 varistor-1.sym
-{
-T 25700 55100 5 10 0 0 90 0 1
-device=MOV
-T 24850 55300 5 10 0 0 90 0 1
-device=VARISTOR
-T 25400 55300 5 10 1 1 0 0 1
-refdes=V1
-T 25400 55100 5 10 1 1 0 0 1
-footprint=ACY200
-}
-N 24800 56100 25200 56100 4
-N 26100 56100 26800 56100 4
-N 26300 56100 26300 55900 4
-N 24800 55700 25300 55700 4
-N 25300 55700 25300 54800 4
-N 23800 54800 26600 54800 4
-N 26300 54800 26300 55000 4
-N 26600 54800 26600 55600 4
-N 26600 55600 26800 55600 4
-C 32000 50700 1 90 0 capacitor-1.sym
-{
-T 31300 50900 5 10 0 0 90 0 1
-device=CAPACITOR
-T 31200 51100 5 10 1 1 0 0 1
-refdes=C4
-T 31100 50900 5 10 0 0 90 0 1
-symversion=0.1
-T 31200 50900 5 10 1 1 0 0 1
-value=100nF
-T 31200 50700 5 10 1 1 0 0 1
-footprint=0805
-}
-C 32300 54500 1 90 0 capacitor-1.sym
-{
-T 31600 54700 5 10 0 0 90 0 1
-device=CAPACITOR
-T 31600 54800 5 10 1 1 0 0 1
-refdes=C2
-T 31400 54700 5 10 0 0 90 0 1
-symversion=0.1
-T 31600 54600 5 10 1 1 0 0 1
-value=1uF
-T 31600 54400 5 10 1 1 0 0 1
-footprint=0805
-}
-C 30400 54000 1 0 0 capacitor-1.sym
-{
-T 30600 54700 5 10 0 0 0 0 1
-device=CAPACITOR
-T 30500 54300 5 10 1 1 0 0 1
-refdes=C1
-T 30600 54900 5 10 0 0 0 0 1
-symversion=0.1
-T 31000 54300 5 10 1 1 0 0 1
-value=100nF
-T 31000 53900 5 10 1 1 0 0 1
-footprint=0805
-}
-C 32500 55400 1 270 0 capacitor-2.sym
-{
-T 33200 55200 5 10 0 0 270 0 1
-device=POLARIZED_CAPACITOR
-T 32400 55100 5 10 1 1 0 0 1
-refdes=C3
-T 33400 55200 5 10 0 0 270 0 1
-symversion=0.1
-T 32600 54300 5 10 1 1 90 0 1
-value=470uF
-T 33100 54200 5 10 1 1 90 0 1
-footprint=FCAPEL
-}
-C 28300 54500 1 90 0 resistor-1.sym
-{
-T 27900 54800 5 10 0 0 90 0 1
-device=RESISTOR
-T 27600 55100 5 10 1 1 0 0 1
-refdes=R1
-T 27600 54900 5 10 1 1 0 0 1
-value=200k
-T 27600 54700 5 10 1 1 0 0 1
-footprint=0805
-}
-C 28300 53400 1 90 0 resistor-1.sym
-{
-T 27900 53700 5 10 0 0 90 0 1
-device=RESISTOR
-T 27600 54100 5 10 1 1 0 0 1
-refdes=R2
-T 27600 53900 5 10 1 1 0 0 1
-value=200k
-T 27600 53700 5 10 1 1 0 0 1
-footprint=0805
-}
-C 29300 53400 1 90 0 resistor-1.sym
-{
-T 28900 53700 5 10 0 0 90 0 1
-device=RESISTOR
-T 28600 54000 5 10 1 1 0 0 1
-refdes=R4
-T 28600 53800 5 10 1 1 0 0 1
-value=510k
-T 28600 53600 5 10 1 1 0 0 1
-footprint=0805
-}
-C 29300 54500 1 90 0 resistor-1.sym
-{
-T 28900 54800 5 10 0 0 90 0 1
-device=RESISTOR
-T 28600 55100 5 10 1 1 0 0 1
-refdes=R3
-T 28600 54900 5 10 1 1 0 0 1
-value=510k
-T 28600 54700 5 10 1 1 0 0 1
-footprint=0805
-}
-C 28200 50700 1 90 0 resistor-1.sym
-{
-T 27800 51000 5 10 0 0 90 0 1
-device=RESISTOR
-T 27500 51400 5 10 1 1 0 0 1
-refdes=R7
-T 27500 51200 5 10 1 1 0 0 1
-value=100k
-T 27500 51000 5 10 1 1 0 0 1
-footprint=0805
-}
-C 33400 52500 1 90 0 resistor-1.sym
-{
-T 33000 52800 5 10 0 0 90 0 1
-device=RESISTOR
-T 32700 53200 5 10 1 1 0 0 1
-refdes=R5
-T 32700 52800 5 10 1 1 0 0 1
-footprint=0805
-T 32700 53000 5 10 1 1 0 0 1
-value=68k
-}
-C 33400 51200 1 90 0 resistor-1.sym
-{
-T 33000 51500 5 10 0 0 90 0 1
-device=RESISTOR
-T 32700 51900 5 10 1 1 0 0 1
-refdes=R6
-T 32700 51700 5 10 1 1 0 0 1
-value=12k
-T 32700 51500 5 10 1 1 0 0 1
-footprint=0805
-}
-N 29200 53200 29200 53400 4
-N 29200 54300 29200 54500 4
-N 28000 55600 29400 55600 4
-N 28200 55600 28200 55400 4
-N 29200 55600 29200 55400 4
-N 28100 51600 28100 51800 4
-N 28100 51800 28300 51800 4
-C 28100 52900 1 0 0 gnd-1.sym
-N 28200 53200 28200 53400 4
-N 28200 54300 28200 54500 4
-C 28000 50200 1 0 0 gnd-1.sym
-N 28100 50500 28100 50700 4
-N 29700 53200 29700 54400 4
-N 29700 54400 29900 54400 4
-N 29900 54400 29900 55000 4
-N 30200 53200 30200 54200 4
-N 30200 54200 30400 54200 4
-N 30400 55600 33300 55600 4
-N 31500 53700 31500 55600 4
-N 31500 54200 31300 54200 4
-N 30700 53200 30700 53700 4
-N 30700 53700 31500 53700 4
-N 32100 55600 32100 55400 4
-N 32700 55600 32700 55400 4
-C 32000 54000 1 0 0 gnd-1.sym
-C 32600 54000 1 0 0 gnd-1.sym
-C 31700 50200 1 0 0 gnd-1.sym
-N 31800 50500 31800 50700 4
-N 32100 54300 32100 54500 4
-N 32700 54300 32700 54500 4
-N 31600 51800 31800 51800 4
-N 31800 51600 31800 53900 4
-N 33300 55600 33300 53400 4
-N 31600 52300 33300 52300 4
-N 33300 52100 33300 52500 4
-C 33200 50700 1 0 0 gnd-1.sym
-N 33300 51000 33300 51200 4
-C 28300 51200 1 0 0 SR086.sym
-{
-T 28700 52900 5 10 1 1 0 0 1
-refdes=U2
-T 30800 51400 5 10 1 1 0 0 1
-footprint=SO8
-T 28700 51400 5 10 1 1 0 0 1
-device=SR086
-}
-C 30400 55000 1 90 0 IGBT_DPAK.sym
-{
-T 29900 55900 5 10 0 0 90 0 1
-device=NPN_TRANSISTOR
-T 27600 56500 5 10 0 0 90 0 1
-device=NPN_TRANSISTOR_IGBT
-T 29300 55800 5 10 1 1 0 0 1
-refdes=Q1
-T 30100 55800 5 10 1 1 0 0 1
-device=STGD5NB120SZ
-T 30300 55200 5 10 1 1 0 0 1
-footprint=DPAK
-}
-C 36600 50300 1 0 0 RFD22301.sym
-{
-T 39000 54800 5 10 1 1 0 0 1
-refdes=U4
-T 37200 50800 5 10 1 1 0 0 1
-device=RFD22301
-T 37200 50500 5 10 1 1 0 0 1
-footprint=RFD22301
-}
-C 29700 58600 1 90 1 triac-1.sym
-{
-T 28800 58300 5 10 0 0 270 2 1
-device=TRIAC
-T 29500 58400 5 10 1 1 0 0 1
-refdes=D1
-T 29500 57700 5 10 1 1 0 0 1
-footprint=D2PAK
-}
-C 25900 58000 1 0 0 FODM3053V.sym
-{
-T 26695 59100 5 10 1 1 0 0 1
-device=FODM3053V
-T 26295 59100 5 10 1 1 0 0 1
-refdes=U5
-T 26295 58000 5 10 1 1 0 0 1
-footprint=MFP4
-}
-C 28300 58700 1 0 0 resistor-1.sym
-{
-T 28600 59100 5 10 0 0 0 0 1
-device=RESISTOR
-T 28200 58900 5 10 1 1 0 0 1
-refdes=R9
-T 28500 59000 5 10 1 1 0 0 1
-footprint=0805
-}
-N 28100 58800 28300 58800 4
-N 29400 58600 29400 59500 4
-N 29400 58800 29200 58800 4
-N 29000 57900 28600 57900 4
-N 28600 57900 28600 58400 4
-N 28600 58400 28100 58400 4
-C 23600 57800 1 270 1 NPN.sym
-{
-T 24100 58700 5 10 0 0 270 6 1
-device=NPN_TRANSISTOR
-T 23500 58500 5 10 1 1 0 0 1
-refdes=Q2
-T 23800 58700 5 10 1 1 0 0 1
-footprint=SOT23
-}
-C 23300 57900 1 0 0 gnd-1.sym
-N 23400 58400 23600 58400 4
-C 39700 50000 1 0 0 gnd-1.sym
-N 39800 50300 39800 50900 4
-N 39800 50900 39600 50900 4
-N 39600 50500 39800 50500 4
-C 36300 51200 1 0 0 gnd-1.sym
-N 36400 51500 36400 51700 4
-N 36400 51700 36600 51700 4
-C 36100 54000 1 0 0 gnd-1.sym
-N 36200 54300 36200 54500 4
-N 36200 54500 36600 54500 4
-N 36400 54500 36400 54100 4
-N 36400 54100 36600 54100 4
-C 40300 54000 1 0 1 gnd-1.sym
-N 40200 54300 40200 54500 4
-N 40200 54500 39600 54500 4
-N 39800 54500 39800 54100 4
-N 39800 54100 39600 54100 4
-C 40000 51100 1 0 1 gnd-1.sym
-N 39900 51400 39900 51700 4
-N 39900 51700 39600 51700 4
-N 39600 52100 40400 52100 4
-N 31800 53900 35200 53900 4
-N 40400 52100 40400 55900 4
-N 35000 55900 40400 55900 4
-N 35000 53900 35000 59600 4
-C 40600 51600 1 0 1 gnd-1.sym
-N 39600 53700 40700 53700 4
-N 39600 53300 40700 53300 4
-N 40700 52500 40400 52500 4
-C 40700 51700 1 0 0 connector5-2.sym
-{
-T 41400 54200 5 10 1 1 0 6 1
-refdes=PROG
-T 41000 54150 5 10 0 0 0 0 1
-device=CONNECTOR_5
-T 41000 54350 5 10 0 0 0 0 1
-footprint=GSIP5
-}
-N 39600 52500 40200 52500 4
-N 40200 52500 40200 52900 4
-N 40200 52900 40700 52900 4
-N 40500 51900 40500 52100 4
-N 40700 52100 40500 52100 4
-C 34700 52200 1 0 1 connector2-2.sym
-{
-T 34000 53500 5 10 1 1 0 0 1
-refdes=SWITCH
-T 34400 53450 5 10 0 0 0 6 1
-device=CONNECTOR_2
-T 33600 51950 5 10 1 1 0 0 1
-footprint=TERM_2_5MM
-}
-C 29900 56700 1 0 0 connector2-2.sym
-{
-T 30200 58200 5 10 1 1 0 0 1
-refdes=ACOUT
-T 30200 57950 5 10 0 0 0 0 1
-device=CONNECTOR_2
-T 30200 57950 5 10 1 1 0 0 1
-footprint=TERM_2_5MM
-}
-N 23800 54800 23800 57100 4
-N 23800 57100 29900 57100 4
-N 29900 57500 29400 57500 4
-N 29400 57500 29400 57700 4
-N 25000 56100 25000 56900 4
-N 23000 56900 25000 56900 4
-N 23000 56900 23000 59500 4
-N 23000 59500 29400 59500 4
-N 35000 59600 25700 59600 4
-N 25700 59600 25700 58800 4
-N 25700 58800 25900 58800 4
-N 36600 53700 35400 53700 4
-N 35400 53700 35400 56500 4
-N 28700 56500 35400 56500 4
-C 26300 57500 1 0 1 resistor-1.sym
-{
-T 26000 57900 5 10 0 0 0 6 1
-device=RESISTOR
-T 25500 57700 5 10 1 1 0 6 1
-refdes=R8
-T 25600 57800 5 10 1 1 0 0 1
-footprint=0805
-T 26200 57700 5 10 1 1 0 0 1
-value=1k
-}
-C 34800 52100 1 0 0 gnd-1.sym
-N 34900 52400 34900 52600 4
-N 34900 52600 34700 52600 4
-N 34700 53000 34900 53000 4
-N 34900 53000 34900 53300 4
-N 34900 53300 36600 53300 4
-C 33700 49700 1 0 0 MB85RC04V.sym
-{
-T 34100 51600 5 10 1 1 0 0 1
-refdes=U3
-T 34800 51600 5 10 1 1 0 0 1
-footprint=SO8
-T 34100 49700 5 10 1 1 0 0 1
-device=MV85RC04V
-}
-C 33400 49600 1 0 0 gnd-1.sym
-N 33500 49900 33500 51300 4
-N 33500 50100 33700 50100 4
-N 35200 51700 35200 53900 4
-N 35200 51700 35800 51700 4
-N 35800 51700 35800 51300 4
-N 35800 51300 35600 51300 4
-N 35600 50100 36200 50100 4
-N 36200 50100 36200 52100 4
-N 36200 52100 36600 52100 4
-N 35600 50500 36100 50500 4
-N 36100 50500 36100 52500 4
-N 36100 52500 36600 52500 4
-N 35600 50900 36000 50900 4
-N 36000 50900 36000 52900 4
-N 36000 52900 36600 52900 4
-N 33500 51300 33700 51300 4
-N 33500 50900 33700 50900 4
-N 33500 50500 33700 50500 4
-N 24600 58400 24800 58400 4
-N 25400 57600 24100 57600 4
-N 24100 57600 24100 57800 4
-N 28700 56500 28700 57600 4
-N 28700 57600 26300 57600 4
-C 40500 51000 1 90 0 capacitor-1.sym
-{
-T 39800 51200 5 10 0 0 90 0 1
-device=CAPACITOR
-T 40400 51200 5 10 1 1 0 0 1
-refdes=C5
-T 39600 51200 5 10 0 0 90 0 1
-symversion=0.1
-T 40400 51000 5 10 1 1 0 0 1
-footprint=0805
-}
-C 40400 50500 1 0 1 gnd-1.sym
-N 40300 50800 40300 51000 4
-N 40300 51900 40300 52100 4
-C 29900 50700 1 0 0 gnd-1.sym
-N 30000 51000 30000 51200 4
-N 23400 58200 23400 58400 4
-C 25700 58300 1 0 1 resistor-1.sym
-{
-T 25400 58700 5 10 0 0 0 6 1
-device=RESISTOR
-T 25000 58500 5 10 1 1 0 6 1
-refdes=R10
-T 25100 58600 5 10 1 1 0 0 1
-footprint=0805
-T 25600 58400 5 10 1 1 0 0 1
-value=220
-}
-N 25700 58400 25900 58400 4
 

--- /dev/null
+++ b/schem/Boards/Modules/Active_Lock_Module/Active_Lock_Module.sch
@@ -1,1 +1,187 @@
+v 20130925 2
+B 32900 47900 3900 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 33000 48000 9 10 1 0 0 0 1
+Connectors
+B 36800 49500 7200 5500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 36900 49600 9 10 1 0 0 0 1
+Controller
+B 36800 47900 7200 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 39100 49000 9 24 1 0 0 0 1
+Lock Control
+T 39600 48700 9 10 1 0 0 0 1
+Active Lock Module
+T 36900 48000 9 10 1 0 0 0 1
+Revision 1
+T 43900 48000 9 10 1 0 0 6 1
+Dr. Yerzinia
+C 33900 49200 1 0 1 connector5-2.sym
+{
+T 33600 51650 5 10 0 0 180 2 1
+device=CONNECTOR_5
+T 33200 48950 5 10 1 1 180 8 1
+footprint=GSIP5
+T 33200 51700 5 10 1 1 180 8 1
+refdes=IN
+}
+C 34400 49500 1 90 0 gnd-1.sym
+N 34100 49600 33900 49600 4
+C 33800 51300 1 0 0 3.3V-plus-1.sym
+N 34000 51300 34000 51200 4
+N 34000 51200 33900 51200 4
+C 34100 50400 1 270 1 busripper-2.sym
+{
+T 34500 50400 5 8 0 0 90 2 1
+device=none
+}
+C 34100 50000 1 270 1 busripper-2.sym
+{
+T 34500 50000 5 8 0 0 90 2 1
+device=none
+}
+N 33900 50000 34100 50000 4
+{
+T 34400 49900 5 10 1 1 0 0 1
+netname=SDA
+}
+N 33900 50400 34100 50400 4
+{
+T 34400 50300 5 10 1 1 0 0 1
+netname=SCL
+}
+C 35800 49200 1 0 0 connector5-2.sym
+{
+T 36100 51650 5 10 0 0 180 8 1
+device=CONNECTOR_5
+T 36500 48950 5 10 1 1 180 2 1
+footprint=GSIP5
+T 36500 51700 5 10 1 1 180 2 1
+refdes=OUT
+}
+C 35400 49500 1 270 1 gnd-1.sym
+N 35700 49600 35800 49600 4
+C 35900 51300 1 0 1 3.3V-plus-1.sym
+N 35700 51300 35700 51200 4
+N 35700 51200 35800 51200 4
+C 35700 50400 1 90 0 busripper-2.sym
+{
+T 35300 50400 5 8 0 0 90 0 1
+device=none
+}
+C 35700 50000 1 90 0 busripper-2.sym
+{
+T 35300 50000 5 8 0 0 90 0 1
+device=none
+}
+N 35800 50000 35700 50000 4
+{
+T 35400 49900 5 10 1 1 0 6 1
+netname=SDA
+}
+N 35800 50400 35700 50400 4
+{
+T 35400 50300 5 10 1 1 0 6 1
+netname=SCL
+}
+N 33900 50800 35800 50800 4
+C 34900 51100 1 0 0 busripper-2.sym
+{
+T 34900 51500 5 8 0 0 0 0 1
+device=none
+}
+N 34900 50800 34900 51100 4
+{
+T 34800 51400 5 10 1 1 270 6 1
+netname=SIgnal
+}
+C 37300 50700 1 0 0 DIP3.sym
+{
+T 38700 51775 5 8 0 0 0 0 1
+device=SWITCH_DIP4
+T 37600 51950 5 10 1 1 0 0 1
+refdes=U5
+T 37600 50500 5 10 1 1 0 0 1
+footprint=CT2193LPST_3
+}
+C 39000 50500 1 0 0 PIC16LF1704_SO.sym
+{
+T 39400 53700 5 10 1 1 0 0 1
+device=PIC16LF1703
+T 41200 53700 5 10 1 1 0 0 1
+refdes=U1
+T 39400 50500 5 10 1 1 0 0 1
+footprint=TSSOP14
+}
+C 41900 51700 1 270 1 busripper-2.sym
+{
+T 42300 51700 5 8 0 0 90 2 1
+device=none
+}
+C 41900 51300 1 270 1 busripper-2.sym
+{
+T 42300 51300 5 8 0 0 90 2 1
+device=none
+}
+N 41800 51300 41900 51300 4
+{
+T 42200 51200 5 10 1 1 0 0 1
+netname=SDA
+}
+N 41800 51700 41900 51700 4
+{
+T 42200 51600 5 10 1 1 0 0 1
+netname=SCL
+}
+C 38700 53500 1 0 0 3.3V-plus-1.sym
+N 38600 53300 39000 53300 4
+N 38900 53300 38900 53500 4
+C 42200 53200 1 90 0 gnd-1.sym
+N 41900 53300 41800 53300 4
+C 42700 51300 1 0 0 connector5-2.sym
+{
+T 43000 53750 5 10 0 0 0 0 1
+device=CONNECTOR_5
+T 43400 51050 5 10 1 1 0 6 1
+footprint=GSIP5
+T 43400 53800 5 10 1 1 0 6 1
+refdes=PROGPIC
+}
+C 42600 51300 1 0 0 gnd-1.sym
+N 42700 51600 42700 51700 4
+C 42500 53400 1 0 0 3.3V-plus-1.sym
+N 42700 53300 42700 53400 4
+N 42700 52900 41800 52900 4
+N 41800 52500 42700 52500 4
+N 39000 52100 38900 52100 4
+N 38900 52100 38900 52400 4
+N 38900 52400 42200 52400 4
+N 42200 52400 42200 52100 4
+N 42200 52100 42700 52100 4
+C 37700 53100 1 0 0 capacitor-1.sym
+{
+T 37900 53800 5 10 0 0 0 0 1
+device=CAPACITOR
+T 37900 54000 5 10 0 0 0 0 1
+symversion=0.1
+T 37700 53400 5 10 1 1 0 0 1
+refdes=C1
+T 38300 53100 5 10 1 1 0 0 1
+footprint=0805
+T 38300 53400 5 10 1 1 0 0 1
+value=100nF
+}
+C 37500 52900 1 0 0 gnd-1.sym
+N 37600 53300 37700 53300 4
+N 37600 53200 37600 53300 4
+C 37100 50700 1 0 0 gnd-1.sym
+N 37200 51000 37200 51700 4
+N 37200 51700 37300 51700 4
+N 37300 51400 37200 51400 4
+N 37300 51100 37200 51100 4
+N 38600 51700 39000 51700 4
+N 38600 51400 38800 51400 4
+N 38800 51400 38800 51300 4
+N 38800 51300 39000 51300 4
+N 38600 51100 38800 51100 4
+N 38800 51100 38800 50900 4
+N 38800 50900 39000 50900 4
 

--- /dev/null
+++ b/schem/Boards/Modules/Basic_Module/Basic_Module.net
@@ -1,1 +1,22 @@
+unnamed_net9	PROGPIC-3 U1-12 
+unnamed_net8	PROGPIC-2 U1-13 
+unnamed_net7	PROGPIC-4 U1-4 
+SCRCntl	U1-3 
+Signal	U1-2 
+unnamed_net6	U1-5 U3-6 
+unnamed_net5	U1-6 U3-5 
+unnamed_net4	U1-7 U3-4 
+SDA	U1-9 OUT-4 IN-4 
+SCL	U1-10 OUT-3 IN-3 
+SIgnal	OUT-2 IN-2 
++3.3V	PROGPIC-1 C1-2 U1-1 OUT-1 IN-1 
+SRCCntl	R1-2 
+Switch	U1-8 SWITCH-1 
+GND	C1-1 PROGPIC-5 U1-14 U3-3 U3-2 U3-1 OUT-5 IN-5 SWITCH-2 U2-2 
+unnamed_net3	R1-1 U2-1 
+unnamed_net2	R2-1 U2-4 
+unnamed_net1	U2-3 SCR1-3 
+HotOut	ACCTL-1 SCR1-2 
+Neutral	ACOUT-2 ACCTL-2 ACIN-2 
+HotIn	ACOUT-1 R2-2 SCR1-1 ACIN-1 
 

--- /dev/null
+++ b/schem/Boards/Modules/Basic_Module/Basic_Module.pcb
@@ -1,1 +1,1497 @@
-
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 112000 114000]
+
+Grid[500.0 0 0 0]
+Cursor[112000 114000 0.000000]
+PolyArea[200000000.000000]
+Thermal[0.500000]
+DRC[800 800 800 800 1300 800]
+Flags("showdrc,nameonpcb,clearnew")
+Groups("1,c:2:3:4:5:6,s:7:8")
+Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[0 1800 800 1000 800]
+	SymbolLine[800 1000 800 5000 800]
+	SymbolLine[0 5000 1500 5000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 2800 1500 2800 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[2000 3300 2000 4500 800]
+	SymbolLine[2000 3300 1500 2800 800]
+	SymbolLine[2000 2300 1500 2800 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3500 2000 1000 800]
+	SymbolLine[0 3500 2500 3500 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 2800 2000 3300 800]
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3300 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[500 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3700 0 4500 800]
+	SymbolLine[0 3700 700 3000 800]
+	SymbolLine[700 3000 1300 3000 800]
+	SymbolLine[1300 3000 2000 3700 800]
+	SymbolLine[2000 3700 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2300 700 3000 800]
+	SymbolLine[0 1500 0 2300 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[1300 3000 2000 2300 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[500 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 2000 0 5000 800]
+	SymbolLine[0 2000 700 1000 800]
+	SymbolLine[700 1000 1800 1000 800]
+	SymbolLine[1800 1000 2500 2000 800]
+	SymbolLine[2500 2000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3300 2500 4500 800]
+	SymbolLine[2000 2800 2500 3300 800]
+	SymbolLine[500 2800 2000 2800 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2300 800]
+	SymbolLine[2000 2800 2500 2300 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[700 5000 2000 5000 800]
+	SymbolLine[0 4300 700 5000 800]
+	SymbolLine[0 1700 0 4300 800]
+	SymbolLine[0 1700 700 1000 800]
+	SymbolLine[700 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1800 1000 2500 1700 800]
+	SymbolLine[2500 1700 2500 4300 800]
+	SymbolLine[1800 5000 2500 4300 800]
+	SymbolLine[0 5000 1800 5000 800]
+	SymbolLine[0 1000 1800 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 2800 1500 2800 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[700 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 4500 0 4000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 3000 800]
+	SymbolLine[1500 3000 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2500 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 3500 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1300 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 1000 5000 800]
+	SymbolLine[1000 5000 2000 1000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 5000 800]
+	SymbolLine[500 5000 1500 3000 800]
+	SymbolLine[1500 3000 2500 5000 800]
+	SymbolLine[2500 5000 3000 3000 800]
+	SymbolLine[3000 3000 3000 1000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 5000 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 1000 3000 800]
+	SymbolLine[1000 3000 2000 1000 800]
+	SymbolLine[1000 3000 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2100 1000]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2100 1000]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 1000 5000 800]
+	SymbolLine[2000 3000 1000 5000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mil")
+Via[56500 62500 3600 2000 0 2000 "" ""]
+Via[61500 84500 3600 2000 0 2000 "" ""]
+Via[62500 58000 3600 2000 0 2000 "" ""]
+Via[66000 61500 3600 2000 0 2000 "" ""]
+Via[83000 54000 3600 2000 0 2000 "" ""]
+Via[20000 48500 3600 2000 0 2000 "" ""]
+Via[66500 105000 3600 2000 0 2000 "" ""]
+Via[17500 52500 3600 2000 0 2000 "" ""]
+
+Element["" "TERM_2_5MM" "ACOUT" "unknown" 94000 31185 -13185 10815 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "2" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["" "GSIP5" "OUT" "unknown" 7500 48000 -4000 45500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "IN" "unknown" 104000 48000 -2000 46000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "TERM_2_5MM" "ACCTL" "unknown" 46500 18000 15000 16500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square,edge2"]
+	Pin[19685 0 12000 3000 12000 5700 "2" "2" "edge2"]
+	ElementLine [29527 16388 29527 -16388 1000]
+	ElementLine [-9842 16388 -9842 -16388 1000]
+	ElementLine [-9842 16388 29527 16388 1000]
+	ElementLine [-9842 -16388 29527 -16388 1000]
+
+	)
+
+Element["onsolder" "0805" "R1" "220" 42000 69957 -2000 -6457 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["" "TERM_2_5MM" "SWITCH" "unknown" 69000 95500 -5185 -22685 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square,edge2"]
+	Pin[19685 0 12000 3000 12000 5700 "2" "2" "edge2"]
+	ElementLine [29527 -16388 29527 16388 1000]
+	ElementLine [-9842 -16388 -9842 16388 1000]
+	ElementLine [-9842 16388 29527 16388 1000]
+	ElementLine [-9842 -16388 29527 -16388 1000]
+
+	)
+
+Element["onsolder" "0805" "R2" "unknown" 45543 48000 6807 3150 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "MFP4" "U2" "unknown" 24500 56000 -13500 -11500 0 100 "auto"]
+(
+	Attribute("device" "FODM3053V")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[5000 12400 5000 13200 3200 3200 3200 "Anode" "1" "onsolder,square,edge2"]
+	Pad[-5000 12400 -5000 13200 3200 3200 3200 "Cathode" "2" "onsolder,square,edge2"]
+	Pad[-5000 -13200 -5000 -12400 3200 3200 3200 "MT2" "3" "onsolder,square"]
+	Pad[5000 -13200 5000 -12400 3200 3200 3200 "MT1" "4" "onsolder,square"]
+
+	)
+
+Element["" "D2PAK" "SCR1" "unknown" 36197 75481 -34678 24216 0 100 ""]
+(
+	Attribute("author" "DJ Delorie")
+	Attribute("copyright" "2006 DJ Delorie")
+	Attribute("use-license" "Unlimited")
+	Attribute("dist-license" "GPL")
+	Attribute("device" "TRIAC")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-2953 17519 2559 17519 35039 2000 37039 "1" "1" "square,edge2"]
+	Pad[9842 -28937 9842 -19489 5118 2000 7118 "2" "2" "square"]
+	Pad[-197 -28937 -197 -19489 5118 2000 7118 "1" "1" "square"]
+	Pad[-10237 -28937 -10237 -19489 5118 2000 7118 "3" "3" "square"]
+	ElementLine [-22048 -33071 -22048 36614 1000]
+	ElementLine [-22048 36614 21653 36614 1000]
+	ElementLine [21653 -33071 21653 36614 1000]
+	ElementLine [-22048 -33071 21653 -33071 1000]
+
+	)
+
+Element["" "TERM_2_5MM" "ACIN" "unknown" 19000 31000 17500 4000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "2" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["" "GSIP5" "PROGPIC" "unknown" 63919 45318 81 9182 3 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[7071 7071 7000 3000 7600 3800 "2" "2" ""]
+	Pin[14142 14142 7000 3000 7600 3800 "3" "3" ""]
+	Pin[21213 21213 7000 3000 7600 3800 "4" "4" ""]
+	Pin[28284 28284 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-3536 3536 24749 31820 2000]
+	ElementLine [3536 -3536 31820 24749 2000]
+	ElementLine [0 7071 7071 0 1000]
+	ElementArc [0 0 5000 5000 225 180 2000]
+	ElementArc [28284 28284 5000 5000 45 180 2000]
+
+	)
+
+Element["onsolder" "0805" "C1" "100nF" 72674 81447 2578 7494 0 100 "auto"]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[2227 -2783 2783 -2227 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-2783 2227 -2227 2783 5118 2000 5718 "2" "2" "onsolder,square,edge2"]
+	ElementLine [-1670 -2226 -2226 -1670 800]
+	ElementLine [2226 1670 1670 2226 800]
+
+	)
+
+Element["onsolder" "TSSOP14" "U1" "unknown" 56528 79030 -6545 25300 0 100 "auto"]
+(
+	Attribute("device" "PIC16LF1703")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-4412 15269 -1155 12012 1299 1000 2299 "VDD" "1" "onsolder,square,edge2"]
+	Pad[-6222 13460 -2965 10203 1299 1000 2299 "RA5" "2" "onsolder,square,edge2"]
+	Pad[-8031 11650 -4774 8393 1299 1000 2299 "RA4" "3" "onsolder,square,edge2"]
+	Pad[-9841 9841 -6584 6584 1299 1000 2299 "VPP/~MCLR/RA3" "4" "onsolder,square,edge2"]
+	Pad[-11650 8031 -8393 4774 1299 1000 2299 "RC5" "5" "onsolder,square,edge2"]
+	Pad[-13460 6222 -10203 2965 1299 1000 2299 "RC4" "6" "onsolder,square,edge2"]
+	Pad[-15269 4412 -12012 1155 1299 1000 2299 "RC3" "7" "onsolder,square,edge2"]
+	Pad[1155 -12012 4412 -15269 1299 1000 2299 "RC2" "8" "onsolder,square"]
+	Pad[2965 -10203 6222 -13460 1299 1000 2299 "RC1" "9" "onsolder,square"]
+	Pad[4774 -8393 8031 -11650 1299 1000 2299 "RC0" "10" "onsolder,square"]
+	Pad[6584 -6584 9841 -9841 1299 1000 2299 "RA2" "11" "onsolder,square"]
+	Pad[8393 -4774 11650 -8031 1299 1000 2299 "RA1/ICSPCLK" "12" "onsolder,square"]
+	Pad[10203 -2965 13460 -6222 1299 1000 2299 "RA0/ICSPDAT" "13" "onsolder,square"]
+	Pad[12012 -1155 15269 -4412 1299 1000 2299 "VSS" "14" "onsolder,square"]
+	ElementLine [-17601 4412 -4412 17601 1000]
+	ElementLine [4412 -17601 -17601 4412 1000]
+	ElementLine [4412 -17601 17601 -4412 1000]
+	ElementLine [4827 8362 -4412 17601 1000]
+	ElementLine [17601 -4412 8362 4827 1000]
+	ElementArc [6594 6594 2500 2500 225 180 1000]
+
+	)
+
+Element["onsolder" "CT2193LPST_3" "U3" "unknown" 24500 90500 -19000 20500 0 100 "auto"]
+(
+	Attribute("device" "SWITCH_DIP4")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-10000 -19528 -10000 -14370 4449 0 4449 "1" "1" "onsolder,square"]
+	Pad[0 -19528 0 -14370 4449 0 4449 "2" "2" "onsolder,square"]
+	Pad[10000 -19528 10000 -14370 4449 0 4449 "3" "3" "onsolder,square"]
+	Pad[10000 14370 10000 19528 4449 0 4449 "6" "4" "onsolder,square,edge2"]
+	Pad[0 14370 0 19528 4449 0 4449 "7" "5" "onsolder,square,edge2"]
+	Pad[-10000 14370 -10000 19528 4449 0 4449 "8" "6" "onsolder,square,edge2"]
+
+	)
+Layer(1 "top")
+(
+	Line[36000 51268 36000 37500 4000 2000 "clearline"]
+	Line[36000 37500 29500 31000 4000 2000 "clearline"]
+	Line[29500 31000 19000 31000 4000 2000 "clearline"]
+	Line[46039 51268 46039 18461 4000 2000 "clearline"]
+	Line[46039 18461 46500 18000 4000 2000 "clearline"]
+	Line[94000 11500 85500 11500 4000 2000 "clearline"]
+	Line[85500 11500 79500 5500 4000 2000 "clearline"]
+	Line[79500 5500 24815 5500 4000 2000 "clearline"]
+	Line[24815 5500 19000 11315 4000 2000 "clearline"]
+	Line[66185 18000 66185 5685 4000 2000 "clearline"]
+	Line[66185 5685 66000 5500 4000 2000 "clearline"]
+	Line[69000 95500 69000 75000 1000 2000 "clearline"]
+	Line[69000 75000 56500 62500 1000 2000 "clearline"]
+	Line[65531 66531 58000 59000 1000 2000 "clearline"]
+	Line[58000 59000 55000 59000 1000 2000 "clearline"]
+	Line[55000 59000 53000 61000 1000 2000 "clearline"]
+	Line[53000 61000 53000 64500 1000 2000 "clearline"]
+	Line[63919 45318 63919 47081 1000 2000 "clearline"]
+	Line[63919 47081 51000 60000 1000 2000 "clearline"]
+	Line[51000 60000 51000 65500 1000 2000 "clearline"]
+	Line[53000 64500 54500 66000 1000 2000 "clearline"]
+	Line[54500 66000 57000 66000 1000 2000 "clearline"]
+	Line[57000 66000 65000 74000 1000 2000 "clearline"]
+	Line[65000 79500 65000 74000 1000 2000 "clearline"]
+	Line[51000 65500 53500 68000 1000 2000 "clearline"]
+	Line[53500 68000 56000 68000 1000 2000 "clearline"]
+	Line[56000 68000 62500 74500 1000 2000 "clearline"]
+	Line[62500 74500 62500 76500 1000 2000 "clearline"]
+	Line[62500 76500 61500 77500 1000 2000 "clearline"]
+	Line[61500 77500 61500 84500 1000 2000 "clearline"]
+	Line[62500 58000 72500 58000 1000 2000 "clearline"]
+	Line[72500 58000 77000 53500 1000 2000 "clearline"]
+	Line[84969 66531 84469 66531 1000 2000 "clearline"]
+	Line[84469 66531 78500 72500 1000 2000 "clearline"]
+	Line[78500 72500 71500 72500 1000 2000 "clearline"]
+	Line[71500 72500 65500 66500 1000 2000 "clearline"]
+	Line[66000 61500 66000 63500 1000 2000 "clearline"]
+	Line[66000 63500 68000 65500 1000 2000 "clearline"]
+	Line[68000 65500 68500 65500 1000 2000 "clearline"]
+	Line[68500 65500 71000 68000 1000 2000 "clearline"]
+	Line[71000 68000 76500 68000 1000 2000 "clearline"]
+	Line[76500 68000 83500 61000 1000 2000 "clearline"]
+	Line[83500 61000 87000 61000 1000 2000 "clearline"]
+	Line[87000 61000 104000 78000 1000 2000 "clearline"]
+	Line[104000 58000 99000 58000 1000 2000 "clearline"]
+	Line[99000 58000 89500 48500 1000 2000 "clearline"]
+	Line[89500 48500 82000 48500 1000 2000 "clearline"]
+	Line[82000 48500 76750 53750 1000 2000 "clearline"]
+	Line[83000 54000 90000 54000 1000 2000 "clearline"]
+	Line[90000 54000 104000 68000 1000 2000 "clearline"]
+	Line[20000 48500 24500 48500 1000 2000 "clearline"]
+	Line[24500 48500 26000 50000 1000 2000 "clearline"]
+	Line[65000 79500 67000 81500 1000 2000 "clearline"]
+	Line[67000 81500 67000 85500 1000 2000 "clearline"]
+	Line[66500 105000 62500 105000 1000 2000 "clearline"]
+	Line[62500 105000 61000 103500 1000 2000 "clearline"]
+	Line[61000 89500 64000 86500 1000 2000 "clearline"]
+	Line[64000 86500 66000 86500 1000 2000 "clearline"]
+	Line[66000 86500 67000 85500 1000 2000 "clearline"]
+	Line[61000 103500 61000 89500 1000 2000 "clearline"]
+	Line[36000 93000 36000 51000 4000 2000 "clearline"]
+	Line[7500 88000 6500 88000 1000 2000 "clearline"]
+	Line[6500 88000 2000 83500 1000 2000 "clearline"]
+	Line[2000 83500 2000 54000 1000 2000 "clearline"]
+	Line[2000 54000 3000 53000 1000 2000 "clearline"]
+	Line[3000 53000 17500 53000 1000 2000 "clearline"]
+)
+Layer(2 "ground")
+(
+)
+Layer(3 "signal2")
+(
+)
+Layer(4 "signal3")
+(
+)
+Layer(5 "power")
+(
+)
+Layer(6 "bottom")
+(
+	Line[19000 31000 93815 31000 4000 2000 "clearline"]
+	Line[93815 31000 94000 31185 4000 2000 "clearline"]
+	Line[66550 72628 66550 72450 1000 2000 "clearline"]
+	Line[78061 59460 78061 61116 1000 2000 "clearline"]
+	Line[78061 61116 66550 72628 1000 2000 "clearline"]
+	Line[79000 65500 77296 65500 1000 2000 "clearline"]
+	Line[77296 65500 68360 74436 1000 2000 "clearline"]
+	Line[70169 83952 62463 83952 1000 2000 "clearline"]
+	Line[62463 83952 53745 92670 1000 2000 "clearline"]
+	Line[92203 73602 80519 73602 1000 2000 "clearline"]
+	Line[80519 73602 75179 78942 1000 2000 "clearline"]
+	Line[56500 62500 56500 62578 1000 2000 "clearline"]
+	Line[56500 62578 59312 65390 1000 2000 "clearline"]
+	Line[104000 88000 96185 88000 1000 2000 "clearline"]
+	Line[96185 88000 88685 95500 1000 2000 "clearline"]
+	Line[92203 73602 92203 84203 1000 2000 "clearline"]
+	Line[92203 84203 96000 88000 1000 2000 "clearline"]
+	Line[49086 48000 49086 31086 1000 2000 "clearline"]
+	Line[49086 31086 49000 31000 1000 2000 "clearline"]
+	Line[70168 76246 72368 76246 1000 2000 "clearline"]
+	Line[72368 76246 75121 79000 1000 2000 "clearline"]
+	Line[101318 45318 104000 48000 1000 2000 "clearline"]
+	Line[7500 48000 8500 48000 1000 2000 "clearline"]
+	Line[57820 70500 61122 67198 1000 2000 "clearline"]
+	Line[62930 69008 62930 69070 1000 2000 "clearline"]
+	Line[59500 72500 56000 72500 1000 2000 "clearline"]
+	Line[56000 72500 45750 62250 1000 2000 "clearline"]
+	Line[46500 60000 57000 70500 1000 2000 "clearline"]
+	Line[57000 70500 57820 70500 1000 2000 "clearline"]
+	Line[101318 45318 62682 45318 1000 2000 "clearline"]
+	Line[63919 45318 63919 48581 1000 2000 "clearline"]
+	Line[63919 48581 56500 56000 1000 2000 "clearline"]
+	Line[56500 56000 15500 56000 1000 2000 "clearline"]
+	Line[15500 56000 7500 48000 1000 2000 "clearline"]
+	Line[7500 58000 63000 58000 1000 2000 "clearline"]
+	Line[64740 70818 64740 70760 1000 2000 "clearline"]
+	Line[66000 61500 66000 62320 1000 2000 "clearline"]
+	Line[66000 62320 61160 67160 1000 2000 "clearline"]
+	Line[59500 72500 67000 65000 1000 2000 "clearline"]
+	Line[67000 65000 69500 65000 1000 2000 "clearline"]
+	Line[69500 65000 71500 63000 1000 2000 "clearline"]
+	Line[71500 63000 71500 59000 1000 2000 "clearline"]
+	Line[70990 52389 70990 51510 1000 2000 "clearline"]
+	Line[70990 51510 74000 48500 1000 2000 "clearline"]
+	Line[74000 48500 85000 48500 1000 2000 "clearline"]
+	Line[85000 48500 87500 51000 1000 2000 "clearline"]
+	Line[87500 51000 87500 57000 1000 2000 "clearline"]
+	Line[79000 65500 87500 57000 1000 2000 "clearline"]
+	Line[71500 59000 77500 53000 1000 2000 "clearline"]
+	Line[77500 53000 82000 53000 1000 2000 "clearline"]
+	Line[82000 53000 83000 54000 1000 2000 "clearline"]
+	Line[45750 62250 16250 62250 1000 2000 "clearline"]
+	Line[16250 62250 15000 63500 1000 2000 "clearline"]
+	Line[15000 63500 15000 64500 1000 2000 "clearline"]
+	Line[15000 64500 13000 66500 1000 2000 "clearline"]
+	Line[13000 66500 9000 66500 1000 2000 "clearline"]
+	Line[9000 66500 7500 68000 1000 2000 "clearline"]
+	Line[7500 78000 2500 73000 1000 2000 "clearline"]
+	Line[2500 73000 2500 66000 1000 2000 "clearline"]
+	Line[2500 66000 5500 63000 1000 2000 "clearline"]
+	Line[5500 63000 11000 63000 1000 2000 "clearline"]
+	Line[11000 63000 14000 60000 1000 2000 "clearline"]
+	Line[46500 60000 14000 60000 1000 2000 "clearline"]
+	Line[14500 73551 34500 73551 1000 2000 "clearline"]
+	Line[19500 73500 19449 73551 1000 2000 "clearline"]
+	Line[19500 48000 20000 48500 1000 2000 "clearline"]
+	Line[15000 76500 15000 80500 1000 2000 "clearline"]
+	Line[15000 80500 7500 88000 1000 2000 "clearline"]
+	Line[34500 104500 34500 97439 1000 2000 "clearline"]
+	Line[34500 97439 46506 85432 1000 2000 "clearline"]
+	Line[14500 107449 14500 101000 1000 2000 "clearline"]
+	Line[14500 101000 17500 98000 1000 2000 "clearline"]
+	Line[17500 98000 26701 98000 1000 2000 "clearline"]
+	Line[26701 98000 42888 81814 1000 2000 "clearline"]
+	Line[66500 105000 56000 105000 1000 2000 "clearline"]
+	Line[56000 105000 45000 94000 1000 2000 "clearline"]
+	Line[45000 94000 45000 90558 1000 2000 "clearline"]
+	Line[45000 90558 48000 87558 1000 2000 "clearline"]
+	Line[42500 73500 43000 73500 1000 2000 "clearline"]
+	Line[43000 73500 53000 83500 1000 2000 "clearline"]
+	Line[53000 83500 53000 86177 1000 2000 "clearline"]
+	Line[53000 86177 50126 89052 1000 2000 "clearline"]
+	Line[24500 107449 24500 103820 1000 2000 "clearline"]
+	Line[24500 103820 44696 83624 1000 2000 "clearline"]
+	Line[17500 53000 19000 53000 1000 2000 "clearline"]
+	Line[19000 53000 20000 54000 1000 2000 "clearline"]
+	Line[20000 54000 52500 54000 1000 2000 "clearline"]
+	Line[52500 54000 58500 48000 1000 2000 "clearline"]
+	Line[58500 48000 58500 41500 1000 2000 "clearline"]
+	Line[58500 41500 60500 39500 1000 2000 "clearline"]
+	Line[60500 39500 68500 39500 1000 2000 "clearline"]
+	Line[68500 39500 70000 41000 1000 2000 "clearline"]
+	Line[70000 41000 70000 42500 1000 2000 "clearline"]
+	Line[70000 42500 71000 43500 1000 2000 "clearline"]
+	Line[71000 43500 99000 43500 1000 2000 "clearline"]
+	Line[99000 43500 99500 43000 1000 2000 "clearline"]
+	Line[99500 43000 108000 43000 1000 2000 "clearline"]
+	Line[108000 43000 109000 44000 1000 2000 "clearline"]
+	Line[109000 44000 109000 83000 1000 2000 "clearline"]
+	Line[109000 83000 104000 88000 1000 2000 "clearline"]
+	Line[19500 73500 19500 70000 1000 2000 "clearline"]
+	Line[29500 68000 29500 67500 1000 2000 "clearline"]
+	Line[29500 67500 30500 66500 1000 2000 "clearline"]
+	Line[30500 66500 41500 66500 1000 2000 "clearline"]
+	Line[20000 43000 20000 48500 1000 2000 "clearline"]
+	Line[29500 43500 29500 46000 1000 2000 "clearline"]
+	Line[42000 48000 31500 48000 1000 2000 "clearline"]
+	Line[31500 48000 29500 46000 1000 2000 "clearline"]
+)
+Layer(7 "outline")
+(
+	Line[0 114000 0 0 1000 2000 "clearline,selected"]
+	Line[0 114000 112000 114000 1000 2000 "clearline"]
+	Line[112000 114000 112000 0 1000 2000 "clearline"]
+	Line[112000 0 0 0 1000 2000 "clearline"]
+)
+Layer(8 "spare")
+(
+)
+Layer(9 "silk")
+(
+	Text[96500 98000 0 100 "OSHW" "clearline,onsolder"]
+	Text[28753 32205 0 100 "Dr" "clearline,onsolder"]
+	Text[41895 30736 0 100 "erzinia" "clearline,onsolder"]
+	Text[38500 10500 0 100 "Basic Module" "clearline,onsolder"]
+	Text[75500 10500 0 100 "r1" "clearline,onsolder"]
+	Polygon("pin,via")
+	(
+		[102500 109500] [102419 109429] [102391 109284] [102365 109148] [102121 107824] 
+		[102039 107732] [101975 107710] [101025 107320] [101019 107314] [100965 107292] 
+		[100840 107303] [99739 108057] [99625 108139] [99500 108225] [99391 108214] 
+		[99289 108106] [99186 108009] [98264 107086] [98253 106978] [98339 106853] 
+		[98421 106734] [99158 105660] [99164 105541] [99143 105475] [98900 104993] 
+		[98714 104482] [98691 104428] [98594 104346] [97330 104113] [97194 104086] 
+		[97043 104059] [96978 103978] [96978 102377] [97043 102291] [97194 102268] 
+		[97330 102242] [98562 102014] [98648 101932] [98665 101889] [98854 101324] 
+		[99110 100788] [99121 100749] [99115 100631] [98415 99616] [98339 99502] 
+		[98253 99377] [98264 99268] [98366 99160] [98469 99063] [99391 98141] 
+		[99500 98130] [99625 98216] [99739 98292] [100732 98970] [100851 98975] 
+		[101057 98861] [101182 98796] [101394 98688] [101486 98721] [101573 98943] 
+		[101628 99068] [102490 101152] [102544 101281] [102604 101428] [102571 101531] 
+		[102436 101613] [102348 101677] [102014 101955] [101757 102304] [101593 102713] 
+		[101535 103164] [101673 103853] [102053 104417] [102615 104798] [103304 104938] 
+		[103991 104798] [104551 104417] [104929 103853] [105066 103164] [105008 102713] 
+		[104844 102304] [104589 101955] [104253 101677] [104166 101613] [104030 101531] 
+		[103998 101428] [104058 101281] [104112 101152] [104975 99068] [105029 98943] 
+		[105121 98721] [105155 98682] [105208 98688] [105419 98796] [105544 98861] 
+		[105750 98975] [105869 98970] [106862 98292] [106976 98216] [107101 98130] 
+		[107210 98141] [108132 99063] [108235 99160] [108339 99268] [108348 99377] 
+		[108262 99502] [108186 99616] [107486 100631] [107480 100749] [107491 100777] 
+		[107497 100788] [107750 101320] [107937 101884] [107937 101895] [107953 101932] 
+		[108046 102014] [109271 102242] [109412 102268] [109560 102296] [109623 102377] 
+		[109623 103978] [109560 104059] [109412 104086] [109271 104113] [108007 104346] 
+		[107915 104428] [107887 104482] [107703 104993] [107465 105475] [107437 105541] 
+		[107443 105660] [108186 106734] [108262 106853] [108348 106978] [108339 107086] 
+		[107416 108009] [107312 108106] [107210 108214] [107101 108225] [106976 108139] 
+		[106862 108057] [105761 107303] [105636 107292] [105582 107314] [105582 107320] 
+		[104628 107710] [104562 107732] [104480 107824] [104236 109148] [104210 109284] 
+		[104182 109429] [104101 109500] [102500 109500] 
+	)
+	Polygon("clearpoly")
+	(
+		[32119 41893] [32021 41870] [31953 41815] [31985 41678] [32097 41316] 
+		[32280 40752] [32525 40012] [33009 40221] [32895 40592] [32958 40722] 
+		[33116 40820] [33320 40881] [33520 40902] [33728 40841] [34284 40670] 
+		[35136 40405] [36236 40061] [37534 39654] [38981 39199] [40527 38712] 
+		[42123 38209] [43718 37705] [45265 37215] [46714 36755] [48014 36341] 
+		[49116 35988] [49972 35711] [50531 35527] [50745 35450] [50877 35275] 
+		[50906 35090] [50833 34899] [50661 34711] [50506 34641] [50228 34517] 
+		[49869 34358] [49467 34183] [49063 34012] [48697 33865] [48408 33759] 
+		[48237 33715] [47881 33702] [47584 33694] [47212 33748] [46630 33922] 
+		[46172 34075] [45772 34201] [45472 34287] [45317 34318] [45142 34217] 
+		[44950 33888] [44725 33499] [44453 33210] [44122 33008] [43716 32883] 
+		[43284 32776] [42934 32661] [42672 32524] [42452 32365] [42265 32187] 
+		[41836 32653] [41522 32964] [41262 33137] [41023 33186] [40770 33128] 
+		[40508 33032] [40290 32972] [40108 32952] [39952 32975] [39814 33042] 
+		[39686 33158] [39558 33323] [39422 33541] [39278 33753] [39059 34035] 
+		[38794 34351] [38512 34664] [38161 35058] [37886 35419] [37647 35802] 
+		[37406 36263] [37095 36853] [36850 37227] [36661 37394] [36520 37367] 
+		[36478 37262] [36432 37045] [36389 36748] [36354 36403] [36256 35685] 
+		[36094 35147] [35854 34759] [35525 34495] [35327 34377] [35195 34322] 
+		[35094 34371] [34993 34564] [34860 34942] [34661 35547] [34364 36419] 
+		[33938 37599] [33509 38767] [33206 39627] [33009 40221] [32525 40012] 
+		[32825 39121] [33171 38103] [33554 36982] [33968 35784] [36033 29826] 
+		[34221 23628] [34972 23494] [34987 23762] [35114 24318] [35344 25134] 
+		[35663 26181] [35817 25667] [35960 25330] [36079 25064] [36163 24769] 
+		[36131 24413] [35977 24055] [35798 23705] [35690 23375] [35586 23372] 
+		[35354 23377] [35110 23411] [34972 23494] [34221 23628] [33939 23664] 
+		[33726 23703] [33520 23721] [33341 23659] [33210 23457] [33196 23218] 
+		[33310 23065] [33492 22971] [33679 22911] [34585 22710] [35480 22480] 
+		[35432 22347] [35389 22239] [35357 22142] [35341 22045] [35346 21936] 
+		[35378 21801] [35443 21630] [35547 21409] [35876 20528] [35984 19807] 
+		[35973 19271] [35947 18945] [35904 18930] [35780 18994] [35595 18525] 
+		[35735 18435] [35894 18279] [35967 18174] [36044 18018] [36136 17781] 
+		[36255 17432] [36463 16911] [36599 16401] [36607 15950] [36539 15596] 
+		[36358 15235] [36029 14766] [35899 14576] [35777 14369] [35675 14172] 
+		[35610 14008] [35479 13647] [35325 13343] [35117 13052] [34829 12727] 
+		[34578 12458] [34401 12263] [34266 12123] [34142 12017] [34000 11922] 
+		[33809 11820] [33538 11688] [33157 11505] [32746 11331] [32470 11251] 
+		[32298 11227] [32199 11221] [32141 11191] [32092 11101] [32021 10911] 
+		[31896 10581] [31258 9279] [30386 8086] [30163 7833] [29968 7625] 
+		[29823 7484] [29748 7432] [29701 7458] [29646 7554] [29599 7752] 
+		[29580 8081] [29560 8715] [29500 9138] [29397 9359] [29249 9383] 
+		[28894 9276] [28623 9219] [28419 9216] [28263 9265] [28136 9371] 
+		[28020 9533] [27898 9752] [27750 10031] [27865 10144] [28128 10425] 
+		[28516 10851] [29009 11397] [29586 12041] [30225 12757] [30905 13522] 
+		[31605 14312] [32305 15102] [32982 15869] [33616 16589] [34185 17237] 
+		[34668 17790] [35045 18224] [35295 18515] [35395 18637] [35480 18582] 
+		[35595 18525] [35780 18994] [35589 19128] [35341 19328] [35097 19526] 
+		[34882 19688] [34718 19798] [34630 19838] [34522 19808] [34466 19725] 
+		[34464 19601] [34520 19450] [34580 19251] [34458 19060] [34294 18873] 
+		[34005 18537] [33607 18072] [33118 17501] [32557 16843] [31940 16119] 
+		[31286 15351] [30611 14560] [29936 13766] [29275 12990] [28648 12253] 
+		[28073 11577] [27566 10982] [27146 10489] [26830 10119] [26638 9893] 
+		[26259 9461] [25815 8967] [25363 8473] [24955 8039] [24120 7082] 
+		[23573 6240] [23274 5438] [23184 4599] [23291 3861] [23592 3238] 
+		[24061 2767] [24674 2482] [25334 2415] [26032 2548] [26757 2878] 
+		[27495 3398] [27726 3616] [28065 3966] [28465 4400] [28882 4869] 
+		[29341 5391] [29854 5963] [30359 6519] [30794 6987] [31173 7397] 
+		[31508 7778] [31834 8163] [32183 8585] [32589 9075] [33084 9668] 
+		[33701 10395] [34473 11289] [35765 12769] [36771 13914] [37516 14754] 
+		[38028 15317] [38241 15540] [38376 15646] [38478 15657] [38593 15596] 
+		[38764 15520] [38882 15568] [38965 15708] [38934 15878] [38777 16106] 
+		[38479 16422] [38201 16707] [38045 16917] [37966 17130] [37921 17424] 
+		[37860 18413] [37923 19268] [38113 20002] [38432 20630] [38603 20885] 
+		[38740 21080] [38853 21219] [38949 21312] [39038 21363] [39129 21382] 
+		[39231 21373] [39351 21344] [39641 21301] [39867 21390] [40041 21592] 
+		[40034 21814] [39862 22016] [39544 22156] [39381 22212] [39314 22265] 
+		[39395 22582] [39606 23325] [39906 24350] [40252 25514] [40601 26674] 
+		[40910 27687] [41136 28410] [41237 28697] [41361 28774] [41691 28964] 
+		[42202 29255] [42873 29634] [43682 30089] [44606 30607] [45622 31175] 
+		[46708 31781] [47797 32390] [48820 32964] [49757 33492] [50582 33960] 
+		[51274 34356] [51809 34665] [52165 34876] [52318 34974] [52467 35141] 
+		[52531 35284] [52479 35394] [52281 35530] [51872 35713] [51187 35966] 
+		[50163 36312] [48734 36774] [46836 37374] [44406 38135] [42219 38817] 
+		[40059 39486] [38005 40120] [36136 40693] [34534 41182] [33277 41561] 
+		[32445 41806] 
+	)
+	Polygon("clearpoly")
+	(
+		[35911 38797] [35843 38722] [35769 38630] [35711 38510] [35687 38349] 
+		[35702 38242] [35743 38113] [35800 37976] [35868 37843] [35937 37727] 
+		[36000 37641] [36050 37597] [36079 37609] [36127 37788] [36210 38095] 
+		[36319 38422] [36448 38665] [36588 38867] [36619 38991] [36564 39050] 
+		[36451 39056] [36304 39021] [36147 38958] [36008 38880] 
+	)
+)
+Layer(10 "silk")
+(
+)
+NetList()
+(
+	Net("+3.3V" "(unknown)")
+	(
+		Connect("C1-2")
+		Connect("IN-1")
+		Connect("OUT-1")
+		Connect("PROGPIC-1")
+		Connect("U1-1")
+	)
+	Net("GND" "(unknown)")
+	(
+		Connect("C1-1")
+		Connect("IN-5")
+		Connect("OUT-5")
+		Connect("PROGPIC-5")
+		Connect("SWITCH-2")
+		Connect("U1-14")
+		Connect("U2-2")
+		Connect("U3-1")
+		Connect("U3-2")
+		Connect("U3-3")
+	)
+	Net("HotIn" "(unknown)")
+	(
+		Connect("ACIN-1")
+		Connect("ACOUT-1")
+		Connect("R2-2")
+		Connect("SCR1-1")
+	)
+	Net("HotOut" "(unknown)")
+	(
+		Connect("ACCTL-1")
+		Connect("SCR1-2")
+	)
+	Net("Neutral" "(unknown)")
+	(
+		Connect("ACCTL-2")
+		Connect("ACIN-2")
+		Connect("ACOUT-2")
+	)
+	Net("SCL" "(unknown)")
+	(
+		Connect("IN-3")
+		Connect("OUT-3")
+		Connect("U1-10")
+	)
+	Net("SCRCntl" "(unknown)")
+	(
+		Connect("R1-2")
+		Connect("U1-3")
+	)
+	Net("SDA" "(unknown)")
+	(
+		Connect("IN-4")
+		Connect("OUT-4")
+		Connect("U1-9")
+	)
+	Net("Signal" "(unknown)")
+	(
+		Connect("U1-2")
+	)
+	Net("SIgnal" "(unknown)")
+	(
+		Connect("IN-2")
+		Connect("OUT-2")
+	)
+	Net("Switch" "(unknown)")
+	(
+		Connect("SWITCH-1")
+		Connect("U1-8")
+	)
+	Net("unnamed_net1" "(unknown)")
+	(
+		Connect("SCR1-3")
+		Connect("U2-3")
+	)
+	Net("unnamed_net2" "(unknown)")
+	(
+		Connect("R2-1")
+		Connect("U2-4")
+	)
+	Net("unnamed_net3" "(unknown)")
+	(
+		Connect("R1-1")
+		Connect("U2-1")
+	)
+	Net("unnamed_net4" "(unknown)")
+	(
+		Connect("U1-5")
+		Connect("U3-4")
+	)
+	Net("unnamed_net5" "(unknown)")
+	(
+		Connect("U1-6")
+		Connect("U3-5")
+	)
+	Net("unnamed_net6" "(unknown)")
+	(
+		Connect("U1-7")
+		Connect("U3-6")
+	)
+	Net("unnamed_net7" "(unknown)")
+	(
+		Connect("PROGPIC-4")
+		Connect("U1-4")
+	)
+	Net("unnamed_net8" "(unknown)")
+	(
+		Connect("PROGPIC-2")
+		Connect("U1-13")
+	)
+	Net("unnamed_net9" "(unknown)")
+	(
+		Connect("PROGPIC-3")
+		Connect("U1-12")
+	)
+)
+

--- /dev/null
+++ b/schem/Boards/Modules/Basic_Module/Basic_Module.sch
@@ -1,1 +1,411 @@
+v 20130925 2
+C 33600 48400 1 0 1 connector2-2.sym
+{
+T 32900 49700 5 10 1 1 0 0 1
+refdes=ACIN
+T 33300 49650 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 32900 48150 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+C 35900 53800 1 90 1 triac-1.sym
+{
+T 35000 53500 5 10 0 0 270 2 1
+device=TRIAC
+T 35700 53600 5 10 1 1 0 0 1
+refdes=SCR1
+T 35700 52900 5 10 1 1 0 0 1
+footprint=D2PAK
+}
+C 32100 53200 1 0 0 FODM3053V.sym
+{
+T 32895 54300 5 10 1 1 0 0 1
+device=FODM3053V
+T 32495 54300 5 10 1 1 0 0 1
+refdes=U2
+T 32495 53200 5 10 1 1 0 0 1
+footprint=MFP4
+}
+C 34500 53900 1 0 0 resistor-1.sym
+{
+T 34800 54300 5 10 0 0 0 0 1
+device=RESISTOR
+T 34400 54100 5 10 1 1 0 0 1
+refdes=R2
+T 34700 54200 5 10 1 1 0 0 1
+footprint=0805
+}
+N 34300 54000 34500 54000 4
+N 35600 53800 35600 54600 4
+N 35600 54000 35400 54000 4
+N 35200 53100 34800 53100 4
+N 34800 53100 34800 53600 4
+N 34800 53600 34300 53600 4
+C 31800 53100 1 0 0 gnd-1.sym
+N 31900 53600 32100 53600 4
+C 35400 50300 1 0 1 connector2-2.sym
+{
+T 34700 51600 5 10 1 1 0 0 1
+refdes=SWITCH
+T 35100 51550 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 34700 50050 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 35600 52700 35700 52700 4
+{
+T 36000 52600 5 10 1 1 0 0 1
+netname=HotOut
+}
+N 35600 52700 35600 52900 4
+N 35400 54600 35600 54600 4
+{
+T 35100 54500 5 10 1 1 0 6 1
+netname=HotIn
+}
+C 35800 50600 1 90 0 gnd-1.sym
+N 35500 50700 35400 50700 4
+N 30800 54000 31000 54000 4
+{
+T 30500 53900 5 10 1 1 0 6 1
+netname=SCRCntl
+}
+N 31900 53400 31900 53600 4
+C 31900 53900 1 0 1 resistor-1.sym
+{
+T 31600 54300 5 10 0 0 0 6 1
+device=RESISTOR
+T 31200 54100 5 10 1 1 0 6 1
+refdes=R1
+T 31300 54200 5 10 1 1 0 0 1
+footprint=0805
+T 31800 54100 5 10 1 1 0 0 1
+value=220
+}
+N 31900 54000 32100 54000 4
+N 33700 48800 33600 48800 4
+{
+T 34000 48700 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 33700 48800 1 270 1 busripper-2.sym
+{
+T 34100 48800 5 8 0 0 90 2 1
+device=none
+}
+N 33700 49200 33600 49200 4
+{
+T 34000 49100 5 10 1 1 0 0 1
+netname=HotIn
+}
+C 33700 49200 1 270 1 busripper-2.sym
+{
+T 34100 49200 5 8 0 0 90 2 1
+device=none
+}
+C 35400 54600 1 90 0 busripper-2.sym
+{
+T 35000 54600 5 8 0 0 90 0 1
+device=none
+}
+C 33500 50300 1 0 1 connector2-2.sym
+{
+T 33200 51550 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 32800 51600 5 10 1 1 0 0 1
+refdes=ACCTL
+T 32800 50050 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 33600 50700 33500 50700 4
+{
+T 33900 50600 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 33600 50700 1 270 1 busripper-2.sym
+{
+T 34000 50700 5 8 0 0 90 2 1
+device=none
+}
+N 33600 51100 33500 51100 4
+{
+T 33900 51000 5 10 1 1 0 0 1
+netname=HotOut
+}
+C 33600 51100 1 270 1 busripper-2.sym
+{
+T 34000 51100 5 8 0 0 90 2 1
+device=none
+}
+C 35700 52700 1 270 1 busripper-2.sym
+{
+T 36100 52700 5 8 0 0 90 2 1
+device=none
+}
+C 30800 54000 1 90 0 busripper-2.sym
+{
+T 30400 54000 5 8 0 0 90 0 1
+device=none
+}
+N 35500 51100 35400 51100 4
+{
+T 35800 51000 5 10 1 1 0 0 1
+netname=Switch
+}
+C 35500 51100 1 270 1 busripper-2.sym
+{
+T 35900 51100 5 8 0 0 90 2 1
+device=none
+}
+B 28700 52300 8100 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 28800 52400 9 10 1 0 0 0 1
+AC Control
+B 28700 47900 8100 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 28800 48000 9 10 1 0 0 0 1
+Connectors
+B 36800 49500 7200 5500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 36900 49600 9 10 1 0 0 0 1
+Controller
+B 36800 47900 7200 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 39200 49000 9 24 1 0 0 0 2
 
+AC Control
+T 39800 48700 9 10 1 0 0 0 1
+Basic Module
+T 36900 48000 9 10 1 0 0 0 1
+Revision 1
+T 43900 48000 9 10 1 0 0 6 1
+Dr. Yerzinia
+C 29800 48800 1 0 1 connector5-2.sym
+{
+T 29500 51250 5 10 0 0 180 2 1
+device=CONNECTOR_5
+T 29100 48550 5 10 1 1 180 8 1
+footprint=GSIP5
+T 29100 51300 5 10 1 1 180 8 1
+refdes=IN
+}
+C 30300 49100 1 90 0 gnd-1.sym
+N 30000 49200 29800 49200 4
+C 29700 50900 1 0 0 3.3V-plus-1.sym
+N 29900 50900 29900 50800 4
+N 29900 50800 29800 50800 4
+C 30000 50000 1 270 1 busripper-2.sym
+{
+T 30400 50000 5 8 0 0 90 2 1
+device=none
+}
+C 30000 49600 1 270 1 busripper-2.sym
+{
+T 30400 49600 5 8 0 0 90 2 1
+device=none
+}
+N 29800 49600 30000 49600 4
+{
+T 30300 49500 5 10 1 1 0 0 1
+netname=SDA
+}
+N 29800 50000 30000 50000 4
+{
+T 30300 49900 5 10 1 1 0 0 1
+netname=SCL
+}
+C 31700 48800 1 0 0 connector5-2.sym
+{
+T 32000 51250 5 10 0 0 180 8 1
+device=CONNECTOR_5
+T 32400 48550 5 10 1 1 180 2 1
+footprint=GSIP5
+T 32400 51300 5 10 1 1 180 2 1
+refdes=OUT
+}
+C 31300 49100 1 270 1 gnd-1.sym
+N 31600 49200 31700 49200 4
+C 31800 50900 1 0 1 3.3V-plus-1.sym
+N 31600 50900 31600 50800 4
+N 31600 50800 31700 50800 4
+C 31600 50000 1 90 0 busripper-2.sym
+{
+T 31200 50000 5 8 0 0 90 0 1
+device=none
+}
+C 31600 49600 1 90 0 busripper-2.sym
+{
+T 31200 49600 5 8 0 0 90 0 1
+device=none
+}
+N 31700 49600 31600 49600 4
+{
+T 31300 49500 5 10 1 1 0 6 1
+netname=SDA
+}
+N 31700 50000 31600 50000 4
+{
+T 31300 49900 5 10 1 1 0 6 1
+netname=SCL
+}
+N 29800 50400 31700 50400 4
+C 35400 48400 1 0 1 connector2-2.sym
+{
+T 35100 49650 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 34700 49700 5 10 1 1 0 0 1
+refdes=ACOUT
+T 34700 48150 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 35500 48800 35400 48800 4
+{
+T 35800 48700 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 35500 48800 1 270 1 busripper-2.sym
+{
+T 35900 48800 5 8 0 0 90 2 1
+device=none
+}
+N 35500 49200 35400 49200 4
+{
+T 35800 49100 5 10 1 1 0 0 1
+netname=HotIn
+}
+C 35500 49200 1 270 1 busripper-2.sym
+{
+T 35900 49200 5 8 0 0 90 2 1
+device=none
+}
+C 30800 50700 1 0 0 busripper-2.sym
+{
+T 30800 51100 5 8 0 0 0 0 1
+device=none
+}
+N 30800 50400 30800 50700 4
+{
+T 30700 51000 5 10 1 1 270 6 1
+netname=SIgnal
+}
+C 37300 52100 1 180 1 DIP3.sym
+{
+T 38700 51025 5 8 0 0 0 2 1
+device=SWITCH_DIP4
+T 37600 52150 5 10 1 1 0 0 1
+refdes=U3
+T 37600 50800 5 10 1 1 0 2 1
+footprint=CT2193LPST_3
+}
+C 39000 50500 1 0 0 PIC16LF1704_SO.sym
+{
+T 39400 53700 5 10 1 1 0 0 1
+device=PIC16LF1703
+T 41200 53700 5 10 1 1 0 0 1
+refdes=U1
+T 39400 50500 5 10 1 1 0 0 1
+footprint=TSSOP14
+}
+C 41900 51700 1 270 1 busripper-2.sym
+{
+T 42300 51700 5 8 0 0 90 2 1
+device=none
+}
+C 41900 51300 1 270 1 busripper-2.sym
+{
+T 42300 51300 5 8 0 0 90 2 1
+device=none
+}
+N 41800 51300 41900 51300 4
+{
+T 42200 51200 5 10 1 1 0 0 1
+netname=SDA
+}
+N 41800 51700 41900 51700 4
+{
+T 42200 51600 5 10 1 1 0 0 1
+netname=SCL
+}
+C 38700 53500 1 0 0 3.3V-plus-1.sym
+N 38600 53300 39000 53300 4
+N 38900 53300 38900 53500 4
+C 42200 53200 1 90 0 gnd-1.sym
+N 41900 53300 41800 53300 4
+C 42700 51300 1 0 0 connector5-2.sym
+{
+T 43000 53750 5 10 0 0 0 0 1
+device=CONNECTOR_5
+T 43400 51050 5 10 1 1 0 6 1
+footprint=GSIP5
+T 43400 53800 5 10 1 1 0 6 1
+refdes=PROGPIC
+}
+C 42600 51300 1 0 0 gnd-1.sym
+N 42700 51600 42700 51700 4
+C 42500 53400 1 0 0 3.3V-plus-1.sym
+N 42700 53300 42700 53400 4
+N 42700 52900 41800 52900 4
+N 41800 52500 42700 52500 4
+N 39000 52100 38900 52100 4
+N 38900 52100 38900 52400 4
+N 38900 52400 42200 52400 4
+N 42200 52400 42200 52100 4
+N 42200 52100 42700 52100 4
+C 37700 53100 1 0 0 capacitor-1.sym
+{
+T 37900 53800 5 10 0 0 0 0 1
+device=CAPACITOR
+T 37900 54000 5 10 0 0 0 0 1
+symversion=0.1
+T 37700 53400 5 10 1 1 0 0 1
+refdes=C1
+T 38300 53100 5 10 1 1 0 0 1
+footprint=0805
+T 38300 53400 5 10 1 1 0 0 1
+value=100nF
+}
+C 37500 52900 1 0 0 gnd-1.sym
+N 37600 53300 37700 53300 4
+N 37600 53200 37600 53300 4
+C 37100 50700 1 0 0 gnd-1.sym
+N 37200 51000 37200 51700 4
+N 37200 51700 37300 51700 4
+N 37300 51400 37200 51400 4
+N 37300 51100 37200 51100 4
+N 38600 51700 39000 51700 4
+N 38900 52500 39000 52500 4
+{
+T 38600 52400 5 10 1 1 0 6 1
+netname=SCRCntl
+}
+C 38900 52500 1 90 0 busripper-2.sym
+{
+T 38500 52500 5 8 0 0 90 0 1
+device=none
+}
+N 38600 51400 38800 51400 4
+N 38800 51400 38800 51300 4
+N 38800 51300 39000 51300 4
+N 38600 51100 38800 51100 4
+N 38800 51100 38800 50900 4
+N 38800 50900 39000 50900 4
+N 41900 50900 41800 50900 4
+{
+T 42200 50800 5 10 1 1 0 0 1
+netname=Switch
+}
+C 41900 50900 1 270 1 busripper-2.sym
+{
+T 42300 50900 5 8 0 0 90 2 1
+device=none
+}
+C 38900 52900 1 90 0 busripper-2.sym
+{
+T 38500 52900 5 8 0 0 90 0 1
+device=none
+}
+N 39000 52900 38900 52900 4
+{
+T 38600 52800 5 10 1 1 0 6 1
+netname=Signal
+}
+T 29300 51700 9 10 1 0 0 0 2
+Signal input allows dimming capability
+if there is a dimmer module on the bus.
+

--- /dev/null
+++ b/schem/Boards/Modules/CC3000_Radio_Module/CC3000_Radio_Module.net
@@ -1,1 +1,28 @@
+unnamed_net15	ANT1-1 L2-2 C4-2 
+unnamed_net14	L1-2 C4-1 U3-35 
+unnamed_net13	U3-39 U3-29 
+unnamed_net12	U3-28 U3-27 
+unnamed_net11	TP3-1 U3-24 
+unnamed_net10	TP5-1 U3-8 
+unnamed_net9	TP4-1 U3-6 
+unnamed_net8	U3-7 U3-5 
+unnamed_net7	TP2-1 U3-4 
+unnamed_net6	TP1-1 U3-2 
+INT	U3-14 U1-11 
+CS	U3-12 U1-14 
+SCK	U3-17 U1-15 
+SDO	U3-15 U1-16 
+SDI	U3-13 U1-17 
+ENABLE	U3-26 U1-18 
+unnamed_net5	U1-6 
+unnamed_net4	U1-3 PROGPIC-4 
+unnamed_net3	U1-2 PROGPIC-3 
+unnamed_net2	U1-1 PROGPIC-2 
+unnamed_net1	J1-2 OUT-2 
+GND	C2-1 C3-1 L2-1 L1-1 U3-46 U3-21 U3-22 U3-20 U3-18 U3-25 U3-31 U3-32 U3-33 U3-34 U3-36 U3-37 U3-38 U3-39 U3-40 U3-41 U3-42 U3-43 U3-44 U3-45 U3-16 U3-11 U3-10 U3-9 U3-1 U1-19 PROGPIC-5 C1-1 U2-7 U2-3 \
+ U2-2 U2-4 U2-1 OUT-5 IN-5 
+SDA	U1-13 U2-5 OUT-4 IN-4 
+SCL	U1-12 U2-6 OUT-3 IN-3 
+SIG	U1-10 J1-1 IN-2 
++3.3V	U3-23 C3-2 C2-2 U3-19 PROGPIC-1 U1-20 C1-2 U?-? OUT-1 IN-1 
 

--- /dev/null
+++ b/schem/Boards/Modules/CC3000_Radio_Module/CC3000_Radio_Module.pcb
@@ -1,1 +1,1772 @@
-
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 112000 158000]
+
+Grid[500.0 0 0 0]
+Cursor[0 12000 0.000000]
+PolyArea[200000000.000000]
+Thermal[0.500000]
+DRC[600 600 600 600 1300 700]
+Flags("nameonpcb,uniquename,clearnew,snappin")
+Groups("1,c:2:3:4:5:6,s:7:8")
+Styles["Signal,600,3600,2000,600:Power,1500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[0 1800 800 1000 800]
+	SymbolLine[800 1000 800 5000 800]
+	SymbolLine[0 5000 1500 5000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 2800 1500 2800 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[2000 3300 2000 4500 800]
+	SymbolLine[2000 3300 1500 2800 800]
+	SymbolLine[2000 2300 1500 2800 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3500 2000 1000 800]
+	SymbolLine[0 3500 2500 3500 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 2800 2000 3300 800]
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3300 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[500 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3700 0 4500 800]
+	SymbolLine[0 3700 700 3000 800]
+	SymbolLine[700 3000 1300 3000 800]
+	SymbolLine[1300 3000 2000 3700 800]
+	SymbolLine[2000 3700 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2300 700 3000 800]
+	SymbolLine[0 1500 0 2300 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[1300 3000 2000 2300 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[500 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 2000 0 5000 800]
+	SymbolLine[0 2000 700 1000 800]
+	SymbolLine[700 1000 1800 1000 800]
+	SymbolLine[1800 1000 2500 2000 800]
+	SymbolLine[2500 2000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3300 2500 4500 800]
+	SymbolLine[2000 2800 2500 3300 800]
+	SymbolLine[500 2800 2000 2800 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2300 800]
+	SymbolLine[2000 2800 2500 2300 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[700 5000 2000 5000 800]
+	SymbolLine[0 4300 700 5000 800]
+	SymbolLine[0 1700 0 4300 800]
+	SymbolLine[0 1700 700 1000 800]
+	SymbolLine[700 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1800 1000 2500 1700 800]
+	SymbolLine[2500 1700 2500 4300 800]
+	SymbolLine[1800 5000 2500 4300 800]
+	SymbolLine[0 5000 1800 5000 800]
+	SymbolLine[0 1000 1800 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 2800 1500 2800 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[700 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 4500 0 4000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 3000 800]
+	SymbolLine[1500 3000 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2500 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 3500 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1300 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 1000 5000 800]
+	SymbolLine[1000 5000 2000 1000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 5000 800]
+	SymbolLine[500 5000 1500 3000 800]
+	SymbolLine[1500 3000 2500 5000 800]
+	SymbolLine[2500 5000 3000 3000 800]
+	SymbolLine[3000 3000 3000 1000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 5000 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 1000 3000 800]
+	SymbolLine[1000 3000 2000 1000 800]
+	SymbolLine[1000 3000 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2100 1000]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2100 1000]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 1000 5000 800]
+	SymbolLine[2000 3000 1000 5000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mil")
+Via[40000 93000 3600 1200 0 2000 "" ""]
+Via[56500 96000 3600 1200 0 2000 "" ""]
+Via[31500 93500 3600 1200 0 2000 "" ""]
+Via[62000 94500 3600 1200 0 2000 "" ""]
+Via[86500 77000 3600 1200 0 2000 "" ""]
+Via[81500 94000 3600 1200 0 2000 "" ""]
+Via[60000 104500 3600 1200 0 2000 "" ""]
+Via[32500 104000 3600 1200 0 2000 "" ""]
+Via[19500 114500 6000 2000 0 3500 "" ""]
+Via[19500 135000 6000 2000 0 3500 "" ""]
+Via[39000 118500 3600 1200 0 2000 "" ""]
+Via[47000 123500 3600 1200 0 2000 "" ""]
+Via[51000 133500 3600 1200 0 2000 "" ""]
+Via[82500 111500 3600 1200 0 2000 "" ""]
+
+Element["" "GSIP5" "PROGPIC" "unknown" 16000 149500 48500 -3500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square,edge2"]
+	Pin[10000 0 7000 3000 7600 3800 "2" "2" "edge2"]
+	Pin[20000 0 7000 3000 7600 3800 "3" "3" "edge2"]
+	Pin[30000 0 7000 3000 7600 3800 "4" "4" "edge2"]
+	Pin[40000 0 7000 3000 7600 3800 "5" "5" "edge2"]
+	ElementLine [0 5000 40000 5000 2000]
+	ElementLine [0 -5000 40000 -5000 2000]
+	ElementLine [5000 -5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 270 180 2000]
+	ElementArc [40000 0 5000 5000 90 180 2000]
+
+	)
+
+Element["" "0805" "C1" "100nF" 21000 101000 9500 -3500 0 100 ""]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["" "SO8" "U2" "unknown" 66500 126000 12500 8500 0 100 ""]
+(
+	Attribute("device" "MV85RC04V")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-7500 7000 -7500 13500 2000 1000 3000 "NC" "1" "square,edge2"]
+	Pad[-2500 7000 -2500 13500 2000 1000 3000 "A1" "2" "square,edge2"]
+	Pad[2500 7000 2500 13500 2000 1000 3000 "A2" "3" "square,edge2"]
+	Pad[7500 7000 7500 13500 2000 1000 3000 "VSS" "4" "square,edge2"]
+	Pad[7500 -13500 7500 -7000 2000 1000 3000 "SDA" "5" "square"]
+	Pad[2500 -13500 2500 -7000 2000 1000 3000 "SCL" "6" "square"]
+	Pad[-2500 -13500 -2500 -7000 2000 1000 3000 "WP" "7" "square"]
+	Pad[-7500 -13500 -7500 -7000 2000 1000 3000 "8" "8" "square"]
+	ElementLine [-9500 15500 9500 15500 1000]
+	ElementLine [9500 -15500 9500 15500 1000]
+	ElementLine [-9500 -15500 9500 -15500 1000]
+	ElementLine [-9500 2500 -9500 15500 1000]
+	ElementLine [-9500 -15500 -9500 -2500 1000]
+	ElementArc [-9500 0 2500 2500 90 180 1000]
+
+	)
+
+Element["" "JMP_SLDR-2N" "J1" "unknown" 91500 111500 -2500 -12000 0 100 ""]
+(
+	Attribute("device" "JUMPER")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3000 -1250 -3000 1250 5000 2000 7000 "1" "1" "octagon"]
+	Pad[-1750 -2500 -1750 2500 2500 2000 4500 "1" "1" "square"]
+	Pad[3000 -1250 3000 1250 5000 2000 7000 "2" "2" "octagon"]
+	Pad[1750 -2500 1750 2500 2500 2000 4500 "2" "2" "square"]
+	ElementLine [3000 5250 -3000 5250 1000]
+	ElementLine [3000 -5250 -3000 -5250 1000]
+	ElementArc [-3000 -1250 4000 4000 270 90 1000]
+	ElementArc [-3000 1250 4000 4000 0 90 1000]
+	ElementArc [3000 1250 4000 4000 90 90 1000]
+	ElementArc [3000 -1250 4000 4000 180 90 1000]
+
+	)
+
+Element["" "GSIP5" "OUT" "unknown" 104000 100500 -4500 -12000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "IN" "unknown" 7500 100000 -2500 -13000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "2500AT44M0400" "ANT1" "unknown" 91500 8500 -6500 5000 0 100 ""]
+(
+	Attribute("device" "unknown")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-15748 -984 -15748 984 3937 2000 3937 "1" "1" "square"]
+	Pad[15748 -984 15748 984 3937 200 3937 "" "2" "square"]
+
+	)
+
+Element["" "0805" "C3" "1uF" 73000 87000 4500 -6000 0 100 ""]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["" "0805" "C4" "unknown" 57957 8500 -2957 4000 0 100 ""]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["" "0805" "L2" "unknown" 68500 12000 4500 1000 0 100 ""]
+(
+	Attribute("device" "INDUCTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["" "0805" "L1" "unknown" 47500 12043 -9000 1457 0 100 ""]
+(
+	Attribute("device" "INDUCTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["" "0805" "C2" "1uF" 73000 74500 5500 -3500 0 100 ""]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [2755 -393 2755 393 800]
+	ElementLine [-2755 -393 -2755 393 800]
+
+	)
+
+Element["" "CON_TP__Vector_K24" "TP5" "unknown" 7000 76500 -4000 5000 0 100 ""]
+(
+	Attribute("device" "TESTPOINT")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7500 2000 9500 4600 "1" "1" ""]
+	ElementArc [0 0 4750 4750 0 360 1000]
+
+	)
+
+Element["" "CON_TP__Vector_K24" "TP4" "unknown" 7000 66500 -4500 -11000 0 100 ""]
+(
+	Attribute("device" "TESTPOINT")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7500 2000 9500 4600 "1" "1" ""]
+	ElementArc [0 0 4750 4750 0 360 1000]
+
+	)
+
+Element["" "CON_TP__Vector_K24" "TP3" "unknown" 76000 56500 -4000 -11500 0 100 ""]
+(
+	Attribute("device" "TESTPOINT")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7500 2000 9500 4600 "1" "1" ""]
+	ElementArc [0 0 4750 4750 0 360 1000]
+
+	)
+
+Element["" "CON_TP__Vector_K24" "TP2" "unknown" 7500 45000 -5000 5500 0 100 ""]
+(
+	Attribute("device" "TESTPOINT")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7500 2000 9500 4600 "1" "1" ""]
+	ElementArc [0 0 4750 4750 0 360 1000]
+
+	)
+
+Element["" "CON_TP__Vector_K24" "TP1" "unknown" 7000 35000 -4000 -11000 0 100 ""]
+(
+	Attribute("device" "TESTPOINT")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7500 2000 9500 4600 "1" "1" ""]
+	ElementArc [0 0 4750 4750 0 360 1000]
+
+	)
+
+Element["" "CC3000" "U3" "unknown" 43332 59037 17500 -38000 0 100 ""]
+(
+	Attribute("device" "CC3000")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[7480 0 9449 0 7480 2000 7480 "GND" "41" "square,edge2"]
+	Pad[-9449 0 -7480 0 7480 2000 7480 "GND" "38" "square"]
+	Pad[7480 10433 9449 10433 7480 2000 7480 "GND" "42" "square,edge2"]
+	Pad[-9449 10433 -7480 10433 7480 2000 7480 "GND" "39" "square"]
+	Pad[7480 -10433 9449 -10433 7480 2000 7480 "GND" "40" "square,edge2"]
+	Pad[-9449 -10433 -7480 -10433 7480 2000 7480 "GND" "37" "square"]
+	Pad[23031 28543 23031 28543 4724 2000 4724 "GND" "45" "square,edge2"]
+	Pad[-23031 28543 -23031 28543 4724 2000 4724 "GND" "44" "square"]
+	Pad[23031 -28543 23031 -28543 4724 2000 4724 "GND" "46" "square,edge2"]
+	Pad[-23031 -28543 -23031 -28543 4724 2000 4724 "GND" "43" "square"]
+	Pad[-24016 -21260 -22047 -21260 2756 2000 2756 "GND" "1" "square"]
+	Pad[-24016 -16535 -22047 -16535 2756 2000 2756 "Res_1" "2" "square"]
+	Pad[-24016 -11811 -22047 -11811 2756 2000 2756 "NC" "3" "square"]
+	Pad[-24016 -7087 -22047 -7087 2756 2000 2756 "Res_2" "4" "square"]
+	Pad[-24016 -2362 -22047 -2362 2756 2000 2756 "WL_EN2" "5" "square"]
+	Pad[-24016 2362 -22047 2362 2756 2000 2756 "WL_RS232_TX" "6" "square"]
+	Pad[-24016 7087 -22047 7087 2756 2000 2756 "WL_EN1" "7" "square"]
+	Pad[-24016 11811 -22047 11811 2756 2000 2756 "WL_RS232_RX" "8" "square"]
+	Pad[-24016 16535 -22047 16535 2756 2000 2756 "GND" "9" "square"]
+	Pad[-24016 21260 -22047 21260 2756 2000 2756 "GND" "10" "square"]
+	Pad[-16535 27559 -16535 29528 2756 2000 2756 "GND" "11" "square,edge2"]
+	Pad[-11811 27559 -11811 29528 2756 2000 2756 "SPI_CS" "12" "square,edge2"]
+	Pad[-7087 27559 -7087 29528 2756 2000 2756 "SPI_DOUT" "13" "square,edge2"]
+	Pad[-2362 27559 -2362 29528 2756 2000 2756 "SPI_IRQ" "14" "square,edge2"]
+	Pad[2362 27559 2362 29528 2756 2000 2756 "SPI_DIN" "15" "square,edge2"]
+	Pad[7087 27559 7087 29528 2756 2000 2756 "GND" "16" "square,edge2"]
+	Pad[11811 27559 11811 29528 2756 2000 2756 "SPI_CLK" "17" "square,edge2"]
+	Pad[16535 27559 16535 29528 2756 2000 2756 "GND" "18" "square,edge2"]
+	Pad[22047 -21260 24016 -21260 2756 2000 2756 "SDA_CC3000" "28" "square,edge2"]
+	Pad[22047 -16535 24016 -16535 2756 2000 2756 "SDA_EEPROM" "27" "square,edge2"]
+	Pad[22047 -11811 24016 -11811 2756 2000 2756 "VBAT_SW_EN" "26" "square,edge2"]
+	Pad[22047 -7087 24016 -7087 2756 2000 2756 "GND" "25" "square,edge2"]
+	Pad[22047 -2362 24016 -2362 2756 2000 2756 "Res_3" "24" "square,edge2"]
+	Pad[22047 2362 24016 2362 2756 2000 2756 "VIO_HOST" "23" "square,edge2"]
+	Pad[22047 7087 24016 7087 2756 2000 2756 "GND" "22" "square,edge2"]
+	Pad[22047 11811 24016 11811 2756 2000 2756 "EXT_32K" "21" "square,edge2"]
+	Pad[22047 16535 24016 16535 2756 2000 2756 "GND" "20" "square,edge2"]
+	Pad[22047 21260 24016 21260 2756 2000 2756 "VBAT_IN" "19" "square,edge2"]
+	Pad[-16535 -29528 -16535 -27559 2756 2000 2756 "GND" "36" "square"]
+	Pad[-11811 -29528 -11811 -27559 2756 2000 2756 "RF_ANT" "35" "square"]
+	Pad[-7087 -29528 -7087 -27559 2756 2000 2756 "GND" "34" "square"]
+	Pad[-2362 -29528 -2362 -27559 2756 2000 2756 "GND" "33" "square"]
+	Pad[2362 -29528 2362 -27559 2756 2000 2756 "GND" "32" "square"]
+	Pad[7087 -29528 7087 -27559 2756 2000 2756 "GND" "31" "square"]
+	Pad[11811 -29528 11811 -27559 2756 2000 2756 "SCL_CC3000" "30" "square"]
+	Pad[16535 -29528 16535 -27559 2756 2000 2756 "SCL_EEPROM" "29" "square"]
+
+	)
+
+Element["" "Shrink small outline package, .65mm, wide" "U1" "SSOP20" 27900 135200 -9200 -13500 0 100 ""]
+(
+	Pad[0 2200 0 4400 1600 3000 2200 "1" "1" "edge2"]
+	Pad[2600 2200 2600 4400 1600 3000 2200 "2" "2" "square,edge2"]
+	Pad[5100 2200 5100 4400 1600 3000 2200 "3" "3" "square,edge2"]
+	Pad[7700 2200 7700 4400 1600 3000 2200 "4" "4" "square,edge2"]
+	Pad[10300 2200 10300 4400 1600 3000 2200 "5" "5" "square,edge2"]
+	Pad[12800 2200 12800 4400 1600 3000 2200 "6" "6" "square,edge2"]
+	Pad[15400 2200 15400 4400 1600 3000 2200 "7" "7" "square,edge2"]
+	Pad[17900 2200 17900 4400 1600 3000 2200 "8" "8" "square,edge2"]
+	Pad[20500 2200 20500 4400 1600 3000 2200 "9" "9" "square,edge2"]
+	Pad[23100 2200 23100 4400 1600 3000 2200 "10" "10" "square,edge2"]
+	Pad[23100 -26400 23100 -24200 1600 3000 2200 "11" "11" "square"]
+	Pad[20500 -26400 20500 -24200 1600 3000 2200 "12" "12" "square"]
+	Pad[18000 -26400 18000 -24200 1600 3000 2200 "13" "13" "square"]
+	Pad[15400 -26400 15400 -24200 1600 3000 2200 "14" "14" "square"]
+	Pad[12800 -26400 12800 -24200 1600 3000 2200 "15" "15" "square"]
+	Pad[10300 -26400 10300 -24200 1600 3000 2200 "16" "16" "square"]
+	Pad[7700 -26400 7700 -24200 1600 3000 2200 "17" "17" "square"]
+	Pad[5200 -26400 5200 -24200 1600 3000 2200 "18" "18" "square"]
+	Pad[2600 -26400 2600 -24200 1600 3000 2200 "19" "19" "square"]
+	Pad[0 -26400 0 -24200 1600 3000 2200 "20" "20" "square"]
+	ElementLine [-2200 6200 -2200 -8500 1000]
+	ElementLine [-2200 -13500 -2200 -28200 1000]
+	ElementLine [-2200 -28200 25300 -28200 1000]
+	ElementLine [25300 6200 25300 -28200 1000]
+	ElementLine [-2200 6200 25300 6200 1000]
+	ElementArc [-2200 -11000 2500 2500 90 180 1000]
+
+	)
+Layer(1 "top")
+(
+	Line[75500 8500 61500 8500 3937 1200 "clearline"]
+	Line[54500 8500 42000 8500 3937 1200 "clearline"]
+	Line[31500 19000 31500 27000 3937 1200 "clearline"]
+	Line[29000 48000 57500 48000 2500 2000 ""]
+	Line[20300 80297 24703 80297 2500 2000 ""]
+	Line[24703 80297 25000 80000 2500 2000 ""]
+	Line[20203 80297 16203 80297 2500 2000 ""]
+	Line[16203 80297 16000 80500 2500 2000 ""]
+	Line[20300 75572 16572 75572 2500 2000 ""]
+	Line[16572 75572 16500 75500 2500 2000 ""]
+	Line[19928 75572 23928 75572 2500 2000 ""]
+	Line[23928 75572 24000 75500 2500 2000 ""]
+	Line[66364 75572 62072 75572 2500 2000 ""]
+	Line[62072 75572 62000 75500 2500 2000 ""]
+	Line[73000 83457 73000 78043 2500 2000 ""]
+	Line[66364 80297 72797 80297 2500 2000 ""]
+	Line[72797 80297 73000 80500 2500 2000 ""]
+	Line[66363 87580 66363 91363 2500 2000 ""]
+	Line[66363 91363 66500 91500 2500 2000 ""]
+	Line[66363 88863 66363 84137 2500 2000 ""]
+	Line[66363 84137 66500 84000 2500 2000 ""]
+	Line[73000 90543 66406 90543 2500 2000 ""]
+	Line[66406 90543 66363 90500 2500 2000 ""]
+	Line[73500 90543 77957 90543 2500 2000 ""]
+	Line[77957 90543 78000 90500 2500 2000 ""]
+	Line[72500 90543 72500 95500 2500 2000 ""]
+	Line[59867 87580 59867 83133 2500 2000 ""]
+	Line[59867 83133 60000 83000 2500 2000 ""]
+	Line[50419 88000 50419 83081 2500 2000 ""]
+	Line[50419 83081 50500 83000 2500 2000 ""]
+	Line[20301 87580 16580 87580 2500 2000 ""]
+	Line[16580 87580 16500 87500 2500 2000 ""]
+	Line[26797 87580 21420 87580 2500 2000 ""]
+	Line[21420 87580 21420 87580 2500 2000 ""]
+	Line[26797 87580 26797 82797 2500 2000 ""]
+	Line[26797 82797 26500 82500 2500 2000 ""]
+	Line[26797 87797 26797 91297 2500 2000 ""]
+	Line[26797 91297 27000 91500 2500 2000 ""]
+	Line[20580 87580 20580 80877 2500 2000 ""]
+	Line[20580 80877 20000 80297 2500 2000 ""]
+	Line[20580 88500 20580 91920 2500 2000 ""]
+	Line[20580 91920 20000 92500 2500 2000 ""]
+	Line[20703 80297 20703 75775 2500 2000 ""]
+	Line[20703 75775 20500 75572 2500 2000 ""]
+	Line[20300 37777 20300 30494 2500 2000 ""]
+	Line[20300 30494 20301 30494 2500 2000 ""]
+	Line[20301 30494 20301 25699 2500 2000 ""]
+	Line[20301 25699 21000 25000 2500 2000 ""]
+	Line[20300 30300 15700 30300 2500 2000 ""]
+	Line[15700 30300 15500 30500 2500 2000 ""]
+	Line[16277 37777 16000 37500 2500 2000 ""]
+	Line[16277 37777 24723 37777 2500 2000 ""]
+	Line[24723 37777 25000 37500 2500 2000 ""]
+	Line[66363 30494 66363 26137 2500 2000 ""]
+	Line[66363 26137 66500 26000 2500 2000 ""]
+	Line[66363 30494 70494 30494 2500 2000 ""]
+	Line[70494 30494 70500 30500 2500 2000 ""]
+	Line[66364 70848 61652 70848 2500 2000 ""]
+	Line[61652 70848 61500 71000 2500 2000 ""]
+	Line[66364 66124 61624 66124 2500 2000 ""]
+	Line[61624 66124 61500 66000 2500 2000 ""]
+	Line[66364 70848 66364 66124 2500 2000 ""]
+	Line[66364 51950 62550 51950 2500 2000 ""]
+	Line[62550 51950 62500 52000 2500 2000 ""]
+	Line[66500 51950 70450 51950 2500 2000 ""]
+	Line[70450 51950 70500 52000 2500 2000 ""]
+	Line[66364 56675 75825 56675 600 1200 "clearline"]
+	Line[75825 56675 76000 56500 600 1200 "clearline"]
+	Line[7000 35000 9000 35000 600 1200 "clearline"]
+	Line[9000 35000 16000 42000 600 1200 "clearline"]
+	Line[16000 42000 19798 42000 600 1200 "clearline"]
+	Line[19798 42000 20300 42502 600 1200 "clearline"]
+	Line[20300 51950 14450 51950 600 1200 "clearline"]
+	Line[14450 51950 7500 45000 600 1200 "clearline"]
+	Line[20300 61399 12101 61399 600 1200 "clearline"]
+	Line[12101 61399 7000 66500 600 1200 "clearline"]
+	Line[20300 70848 12652 70848 600 1200 "clearline"]
+	Line[12652 70848 7000 76500 600 1200 "clearline"]
+	Line[20476 56500 20300 56675 600 1200 "clearline"]
+	Line[104000 110500 95500 110500 600 1200 "clearline"]
+	Line[95500 110500 94500 111500 600 1200 "clearline"]
+	Line[24543 101000 24543 96043 4000 2000 ""]
+	Line[24543 96043 24500 96000 4000 2000 ""]
+	Line[24543 100500 24543 105457 4000 2000 ""]
+	Line[24543 105457 24500 105500 4000 2000 ""]
+	Line[24543 100957 28957 100957 4000 2000 ""]
+	Line[28957 100957 29000 101000 4000 2000 ""]
+	Line[26797 30494 26797 26203 2500 2000 ""]
+	Line[26797 26203 27000 26000 2500 2000 ""]
+	Line[26797 30297 26797 34797 2500 2000 ""]
+	Line[26797 34797 27000 35000 2500 2000 ""]
+	Line[50419 30494 50419 26419 2500 2000 ""]
+	Line[50419 26419 50000 26000 2500 2000 ""]
+	Line[50419 30081 50419 34419 2500 2000 ""]
+	Line[50419 34419 50500 34500 2500 2000 ""]
+	Line[45694 30494 45694 26694 2500 2000 ""]
+	Line[45694 26694 45500 26500 2500 2000 ""]
+	Line[45694 29806 45694 34306 2500 2000 ""]
+	Line[45694 34306 45500 34500 2500 2000 ""]
+	Line[40970 26530 41000 26500 2500 2000 ""]
+	Line[40970 26530 40970 34470 2500 2000 ""]
+	Line[40970 34470 41000 34500 2500 2000 ""]
+	Line[36245 30494 36245 26755 2500 2000 ""]
+	Line[36245 26755 36500 26500 2500 2000 ""]
+	Line[36245 30255 36245 34245 2500 2000 ""]
+	Line[36245 34245 36500 34500 2500 2000 ""]
+	Line[47500 15586 43086 15586 2500 2000 ""]
+	Line[43086 15586 43000 15500 2500 2000 ""]
+	Line[47414 15586 52414 15586 2500 2000 ""]
+	Line[52414 15586 52500 15500 2500 2000 ""]
+	Line[47500 15586 47500 20000 2500 2000 ""]
+	Line[68500 15543 63043 15543 2500 2000 ""]
+	Line[63043 15543 63000 15500 2500 2000 ""]
+	Line[68500 15543 68500 20000 2500 2000 ""]
+	Line[98000 140500 110000 140500 2500 2000 ""]
+	Line[104000 140500 104000 146500 2500 2000 ""]
+	Line[74000 130500 74000 142000 1500 1200 ""]
+	Line[69000 130500 69000 142500 1500 1200 ""]
+	Line[64000 130500 64000 142500 1500 1200 ""]
+	Line[59000 131000 59000 142000 1500 1200 ""]
+	Line[64000 109500 64000 122000 1500 1200 ""]
+	Line[20500 66124 14876 66124 600 1200 "clearline"]
+	Line[14876 66124 9500 71500 600 1200 "clearline"]
+	Line[9500 71500 4000 71500 600 1200 "clearline"]
+	Line[4000 71500 2000 69500 600 1200 "clearline"]
+	Line[2000 69500 2000 63000 600 1200 "clearline"]
+	Line[2000 63000 4000 61000 600 1200 "clearline"]
+	Line[4000 61000 8500 61000 600 1200 "clearline"]
+	Line[8500 61000 13000 56500 600 1200 "clearline"]
+	Line[13000 56500 20126 56500 600 1200 "clearline"]
+	Line[20126 56500 20300 56675 600 1200 "clearline"]
+	Line[29000 59000 57500 59000 2500 2000 ""]
+	Line[52000 43000 52000 75000 2500 2000 ""]
+	Line[35000 42000 35000 75500 2500 2000 ""]
+	Line[28000 69500 58000 69500 2500 2000 ""]
+	Line[56000 144000 56000 155000 2500 2000 ""]
+	Line[56000 149500 62000 149500 2500 2000 ""]
+	Line[1500 140000 13500 140000 2500 2000 ""]
+	Line[13500 140000 14000 140500 2500 2000 ""]
+	Line[7500 140000 7500 146000 2500 2000 ""]
+	Line[55143 30494 59867 30494 600 1200 "clearline"]
+	Line[66364 37777 66364 42502 600 1200 "clearline"]
+	Line[73957 79000 73000 78043 600 1200 "clearline"]
+	Line[73000 70957 66472 70957 2500 2000 "clearline"]
+	Line[66472 70957 66364 70848 2500 2000 "clearline"]
+	Line[8500 101000 7500 100000 600 1200 "clearline"]
+	Line[73000 83500 87000 83500 2500 2000 "clearline"]
+	Line[87000 83500 104000 100500 2500 2000 "clearline"]
+	Line[66364 61399 69399 61399 2500 2000 "clearline"]
+	Line[69399 61399 73500 65500 2500 2000 "clearline"]
+	Line[73500 65500 78500 65500 2500 2000 "clearline"]
+	Line[78500 65500 79500 66500 2500 2000 "clearline"]
+	Line[79500 66500 79500 76500 2500 2000 "clearline"]
+	Line[79500 76500 78000 78000 2500 2000 "clearline"]
+	Line[78000 78000 73000 78000 2500 2000 "clearline"]
+	Line[7500 100000 16457 100000 2500 2000 "clearline"]
+	Line[16457 100000 17457 101000 2500 2000 "clearline"]
+	Line[27900 138500 27900 147600 600 1200 "clearline"]
+	Line[27900 147600 26000 149500 600 1200 "clearline"]
+	Line[30500 138500 30500 144000 600 1200 "clearline"]
+	Line[30500 144000 36000 149500 600 1200 "clearline"]
+	Line[33000 138500 33000 141500 600 1200 "clearline"]
+	Line[33000 141500 35500 144000 600 1200 "clearline"]
+	Line[35500 144000 40500 144000 600 1200 "clearline"]
+	Line[40500 144000 46000 149500 600 1200 "clearline"]
+	Line[35600 109900 35600 88226 600 1200 "clearline"]
+	Line[35600 88226 36245 87580 600 1200 "clearline"]
+	Line[38200 109900 38200 100300 600 1200 "clearline"]
+	Line[38200 100300 45500 93000 600 1200 "clearline"]
+	Line[45500 93000 45500 87774 600 1200 "clearline"]
+	Line[45500 87774 45694 87580 600 1200 "clearline"]
+	Line[40700 109900 40700 103300 600 1200 "clearline"]
+	Line[40700 103300 50000 94000 600 1200 "clearline"]
+	Line[50000 94000 53000 94000 600 1200 "clearline"]
+	Line[53000 94000 55000 92000 600 1200 "clearline"]
+	Line[55000 92000 55000 87724 600 1200 "clearline"]
+	Line[55000 87724 55143 87580 600 1200 "clearline"]
+	Line[40970 92030 40000 93000 600 1200 "clearline"]
+	Line[51000 106000 51000 109900 600 1200 "clearline"]
+	Line[31521 87580 31521 93479 600 1200 "clearline"]
+	Line[31521 93479 31500 93500 600 1200 "clearline"]
+	Line[55500 96000 52500 96000 600 1200 "clearline"]
+	Line[52500 96000 43000 105500 600 1200 "clearline"]
+	Line[43000 105500 43000 109600 600 1200 "clearline"]
+	Line[43000 109600 43300 109900 600 1200 "clearline"]
+	Line[62000 94500 62000 95000 600 1200 "clearline"]
+	Line[41000 92000 41000 87610 600 1200 "clearline"]
+	Line[41000 87610 40970 87580 600 1200 "clearline"]
+	Line[51000 106000 53500 106000 600 1200 "clearline"]
+	Line[53500 106000 62000 97500 600 1200 "clearline"]
+	Line[62000 97500 62000 95500 600 1200 "clearline"]
+	Line[66364 47226 80726 47226 600 1200 "clearline"]
+	Line[80726 47226 86500 53000 600 1200 "clearline"]
+	Line[86500 53000 86500 77000 600 1200 "clearline"]
+	Line[81500 94000 81500 97500 600 1200 "clearline"]
+	Line[81500 97500 74500 104500 600 1200 "clearline"]
+	Line[74500 104500 60000 104500 600 1200 "clearline"]
+	Line[33000 104500 33000 109800 600 1200 "clearline"]
+	Line[33000 109800 33100 109900 600 1200 "clearline"]
+	Line[33000 130000 46000 117000 600 1200 "clearline"]
+	Line[46000 117000 46000 110000 600 1200 "clearline"]
+	Line[46000 110000 45900 109900 600 1200 "clearline"]
+	Line[17457 101000 17457 106457 1500 2000 "clearline"]
+	Line[17457 106457 20500 109500 1500 2000 "clearline"]
+	Line[20500 109500 27500 109500 1500 2000 "clearline"]
+	Line[27500 109500 27900 109900 1500 2000 "clearline"]
+	Line[16000 149500 16000 145500 1500 2000 "clearline"]
+	Line[16000 145500 19500 142000 1500 2000 "clearline"]
+	Line[19500 142000 19500 135000 1500 2000 "clearline"]
+	Line[19500 114500 19500 110500 1500 2000 "clearline"]
+	Line[19500 110500 20500 109500 1500 2000 "clearline"]
+	Line[7500 120000 37500 120000 600 1200 "clearline"]
+	Line[37500 120000 39000 118500 600 1200 "clearline"]
+	Line[47000 123500 48500 122000 600 1200 "clearline"]
+	Line[48500 122000 48500 110000 600 1200 "clearline"]
+	Line[48500 110000 48400 109900 600 1200 "clearline"]
+	Line[51000 138500 51000 133500 600 1200 "clearline"]
+	Line[74000 115750 74000 121000 600 1200 "clearline"]
+	Line[74000 121000 76500 123500 600 1200 "clearline"]
+	Line[76500 123500 87000 123500 600 1200 "clearline"]
+	Line[87000 123500 94000 130500 600 1200 "clearline"]
+	Line[94000 130500 104000 130500 600 1200 "clearline"]
+	Line[7500 130000 46000 130000 600 1200 "clearline"]
+	Line[46000 130000 48000 128000 600 1200 "clearline"]
+	Line[48000 128000 72000 128000 600 1200 "clearline"]
+	Line[72000 128000 76500 123500 600 1200 "clearline"]
+	Line[104000 120500 80000 120500 600 1200 "clearline"]
+	Line[80000 120500 78000 118500 600 1200 "clearline"]
+	Line[78000 118500 78000 110500 600 1200 "clearline"]
+	Line[78000 110500 76500 109000 600 1200 "clearline"]
+	Line[76500 109000 70500 109000 600 1200 "clearline"]
+	Line[70500 109000 69000 110500 600 1200 "clearline"]
+	Line[47000 123500 48500 123500 600 1200 "clearline"]
+	Line[48500 123500 51500 126500 600 1200 "clearline"]
+	Line[51500 126500 67000 126500 600 1200 "clearline"]
+	Line[67000 126500 69000 124500 600 1200 "clearline"]
+	Line[69000 110500 69000 124500 600 1200 "clearline"]
+	Line[82500 111500 88500 111500 600 1200 "clearline"]
+	Line[30500 109900 30500 106500 1500 2000 ""]
+	Line[30500 106500 30000 106000 1500 2000 ""]
+	Arc[42000 19000 10500 10500 3937 1200 -90 90 "clearline"]
+	Polygon("clearpoly")
+	(
+		[112000 18500] [65500 18500] [65500 0] [0 0] [0 158000] 
+		[112000 158000] 
+	)
+)
+Layer(2 "ground")
+(
+)
+Layer(3 "signal2")
+(
+)
+Layer(4 "signal3")
+(
+)
+Layer(5 "power")
+(
+)
+Layer(6 "bottom")
+(
+	Line[56000 144000 56000 155000 2500 2000 ""]
+	Line[56000 149500 62000 149500 2500 2000 ""]
+	Line[2000 140000 13000 140000 2500 2000 ""]
+	Line[7500 140000 7500 145500 2500 2000 ""]
+	Line[7500 100000 103500 100000 2500 2000 "clearline"]
+	Line[103500 100000 104000 100500 2500 2000 "clearline"]
+	Line[31500 93500 32500 93500 600 1200 "clearline"]
+	Line[32500 93500 35500 96500 600 1200 "clearline"]
+	Line[35500 96500 55000 96500 600 1200 "clearline"]
+	Line[55000 96500 55500 96000 600 1200 "clearline"]
+	Line[40000 93000 60500 93000 600 1200 "clearline"]
+	Line[60500 93000 62000 94500 600 1200 "clearline"]
+	Line[86500 77000 86500 89000 600 1200 "clearline"]
+	Line[86500 89000 81500 94000 600 1200 "clearline"]
+	Line[60000 104500 33000 104500 600 1200 "clearline"]
+	Line[19500 135000 19500 114500 1500 2000 "clearline"]
+	Line[39000 118500 42000 118500 600 1200 "clearline"]
+	Line[42000 118500 47000 123500 600 1200 "clearline"]
+	Line[7500 110000 7500 110500 600 1200 "clearline"]
+	Line[51000 133500 51000 127500 600 1200 "clearline"]
+	Line[51000 127500 52000 126500 600 1200 "clearline"]
+	Line[52000 126500 52000 117000 600 1200 "clearline"]
+	Line[52000 117000 49500 114500 600 1200 "clearline"]
+	Line[49500 114500 26000 114500 600 1200 "clearline"]
+	Line[26000 114500 25000 113500 600 1200 "clearline"]
+	Line[25000 113500 25000 112500 600 1200 "clearline"]
+	Line[25000 112500 21500 109000 600 1200 "clearline"]
+	Line[21500 109000 8500 109000 600 1200 "clearline"]
+	Line[8500 109000 7500 110000 600 1200 "clearline"]
+	Line[52000 117500 76500 117500 600 1200 "clearline"]
+	Line[76500 117500 82500 111500 600 1200 "clearline"]
+	Polygon("clearpoly")
+	(
+		[65500 0] [65500 18500] [112000 18500] [112000 158000] [0 158000] 
+		[0 0] 
+	)
+)
+Layer(7 "outline")
+(
+)
+Layer(8 "spare")
+(
+)
+Layer(9 "silk")
+(
+	Text[33000 76500 0 100 "Dr" "clearline,onsolder"]
+	Text[47500 72000 0 100 "erzinia" "clearline,onsolder"]
+	Polygon("clearpoly")
+	(
+		[37497 83046] [37399 83023] [37331 82968] [37363 82831] [37475 82469] 
+		[37658 81905] [37903 81165] [38387 81374] [38273 81745] [38336 81875] 
+		[38494 81973] [38698 82034] [38898 82055] [39106 81994] [39662 81823] 
+		[40514 81558] [41614 81214] [42912 80807] [44359 80352] [45905 79865] 
+		[47501 79362] [49096 78858] [50643 78368] [52092 77908] [53392 77494] 
+		[54494 77141] [55350 76864] [55909 76680] [56123 76603] [56255 76428] 
+		[56284 76243] [56211 76052] [56039 75864] [55884 75794] [55606 75670] 
+		[55247 75511] [54845 75336] [54441 75165] [54075 75018] [53786 74912] 
+		[53615 74868] [53259 74855] [52962 74847] [52590 74901] [52008 75075] 
+		[51550 75228] [51150 75354] [50850 75440] [50695 75471] [50520 75370] 
+		[50328 75041] [50103 74652] [49831 74363] [49500 74161] [49094 74036] 
+		[48662 73929] [48312 73814] [48050 73677] [47830 73518] [47643 73340] 
+		[47214 73806] [46900 74117] [46640 74290] [46401 74339] [46148 74281] 
+		[45886 74185] [45668 74125] [45486 74105] [45330 74128] [45192 74195] 
+		[45064 74311] [44936 74476] [44800 74694] [44656 74906] [44437 75188] 
+		[44172 75504] [43890 75817] [43539 76211] [43264 76572] [43025 76955] 
+		[42784 77416] [42473 78006] [42228 78380] [42039 78547] [41898 78520] 
+		[41856 78415] [41810 78198] [41767 77901] [41732 77556] [41634 76838] 
+		[41472 76300] [41232 75912] [40903 75648] [40705 75530] [40573 75475] 
+		[40472 75524] [40371 75717] [40238 76095] [40039 76700] [39742 77572] 
+		[39316 78752] [38887 79920] [38584 80780] [38387 81374] [37903 81165] 
+		[38203 80274] [38549 79256] [38932 78135] [39346 76937] [41411 70979] 
+		[39599 64781] [40350 64647] [40365 64915] [40492 65471] [40722 66287] 
+		[41041 67334] [41195 66820] [41338 66483] [41457 66217] [41541 65922] 
+		[41509 65566] [41355 65208] [41176 64858] [41068 64528] [40964 64525] 
+		[40732 64530] [40488 64564] [40350 64647] [39599 64781] [39317 64817] 
+		[39104 64856] [38898 64874] [38719 64812] [38588 64610] [38574 64371] 
+		[38688 64218] [38870 64124] [39057 64064] [39963 63863] [40858 63633] 
+		[40810 63500] [40767 63392] [40735 63295] [40719 63198] [40724 63089] 
+		[40756 62954] [40821 62783] [40925 62562] [41254 61681] [41362 60960] 
+		[41351 60424] [41325 60098] [41282 60083] [41158 60147] [40973 59678] 
+		[41113 59588] [41272 59432] [41345 59327] [41422 59171] [41514 58934] 
+		[41633 58585] [41841 58064] [41977 57554] [41985 57103] [41917 56749] 
+		[41736 56388] [41407 55919] [41277 55729] [41155 55522] [41053 55325] 
+		[40988 55161] [40857 54800] [40703 54496] [40495 54205] [40207 53880] 
+		[39956 53611] [39779 53416] [39644 53276] [39520 53170] [39378 53075] 
+		[39187 52973] [38916 52841] [38535 52658] [38124 52484] [37848 52404] 
+		[37676 52380] [37577 52374] [37519 52344] [37470 52254] [37399 52064] 
+		[37274 51734] [36636 50432] [35764 49239] [35541 48986] [35346 48778] 
+		[35201 48637] [35126 48585] [35079 48611] [35024 48707] [34977 48905] 
+		[34958 49234] [34938 49868] [34878 50291] [34775 50512] [34627 50536] 
+		[34272 50429] [34001 50372] [33797 50369] [33641 50418] [33514 50524] 
+		[33398 50686] [33276 50905] [33128 51184] [33243 51297] [33506 51578] 
+		[33894 52004] [34387 52550] [34964 53194] [35603 53910] [36283 54675] 
+		[36983 55465] [37683 56255] [38360 57022] [38994 57742] [39563 58390] 
+		[40046 58943] [40423 59377] [40673 59668] [40773 59790] [40858 59735] 
+		[40973 59678] [41158 60147] [40967 60281] [40719 60481] [40475 60679] 
+		[40260 60841] [40096 60951] [40008 60991] [39900 60961] [39844 60878] 
+		[39842 60754] [39898 60603] [39958 60404] [39836 60213] [39672 60026] 
+		[39383 59690] [38985 59225] [38496 58654] [37935 57996] [37318 57272] 
+		[36664 56504] [35989 55713] [35314 54919] [34653 54143] [34026 53406] 
+		[33451 52730] [32944 52135] [32524 51642] [32208 51272] [32016 51046] 
+		[31637 50614] [31193 50120] [30741 49626] [30333 49192] [29498 48235] 
+		[28951 47393] [28652 46591] [28562 45752] [28669 45014] [28970 44391] 
+		[29439 43920] [30052 43635] [30712 43568] [31410 43701] [32135 44031] 
+		[32873 44551] [33104 44769] [33443 45119] [33843 45553] [34260 46022] 
+		[34719 46544] [35232 47116] [35737 47672] [36172 48140] [36551 48550] 
+		[36886 48931] [37212 49316] [37561 49738] [37967 50228] [38462 50821] 
+		[39079 51548] [39851 52442] [41143 53922] [42149 55067] [42894 55907] 
+		[43406 56470] [43619 56693] [43754 56799] [43856 56810] [43971 56749] 
+		[44142 56673] [44260 56721] [44343 56861] [44312 57031] [44155 57259] 
+		[43857 57575] [43579 57860] [43423 58070] [43344 58283] [43299 58577] 
+		[43238 59566] [43301 60421] [43491 61155] [43810 61783] [43981 62038] 
+		[44118 62233] [44231 62372] [44327 62465] [44416 62516] [44507 62535] 
+		[44609 62526] [44729 62497] [45019 62454] [45245 62543] [45419 62745] 
+		[45412 62967] [45240 63169] [44922 63309] [44759 63365] [44692 63418] 
+		[44773 63735] [44984 64478] [45284 65503] [45630 66667] [45979 67827] 
+		[46288 68840] [46514 69563] [46615 69850] [46739 69927] [47069 70117] 
+		[47580 70408] [48251 70787] [49060 71242] [49984 71760] [51000 72328] 
+		[52086 72934] [53175 73543] [54198 74117] [55135 74645] [55960 75113] 
+		[56652 75509] [57187 75818] [57543 76029] [57696 76127] [57845 76294] 
+		[57909 76437] [57857 76547] [57659 76683] [57250 76866] [56565 77119] 
+		[55541 77465] [54112 77927] [52214 78527] [49784 79288] [47597 79970] 
+		[45437 80639] [43383 81273] [41514 81846] [39912 82335] [38655 82714] 
+		[37823 82959] 
+	)
+	Polygon("clearpoly")
+	(
+		[41289 79950] [41221 79875] [41147 79783] [41089 79663] [41065 79502] 
+		[41080 79395] [41121 79266] [41178 79129] [41246 78996] [41315 78880] 
+		[41378 78794] [41428 78750] [41457 78762] [41505 78941] [41588 79248] 
+		[41697 79575] [41826 79818] [41966 80020] [41997 80144] [41942 80203] 
+		[41829 80209] [41682 80174] [41525 80111] [41386 80033] 
+	)
+)
+Layer(10 "silk")
+(
+	Text[111500 19000 3 100 "CC3000 Control Module" "clearline"]
+	Text[112000 81500 3 100 "r1" "clearline"]
+	Text[90500 75500 0 100 "OSHW" "clearline"]
+	Polygon("pin,via")
+	(
+		[96565 64379] [96484 64450] [96456 64595] [96430 64731] [96186 66055] 
+		[96104 66147] [96040 66169] [95090 66559] [95084 66565] [95030 66587] 
+		[94905 66576] [93804 65822] [93690 65740] [93565 65654] [93456 65665] 
+		[93354 65773] [93251 65870] [92329 66793] [92318 66901] [92404 67026] 
+		[92486 67145] [93223 68219] [93229 68338] [93208 68404] [92965 68886] 
+		[92779 69397] [92756 69451] [92659 69533] [91395 69766] [91259 69793] 
+		[91108 69820] [91043 69901] [91043 71502] [91108 71588] [91259 71611] 
+		[91395 71637] [92627 71865] [92713 71947] [92730 71990] [92919 72555] 
+		[93175 73091] [93186 73130] [93180 73248] [92480 74263] [92404 74377] 
+		[92318 74502] [92329 74611] [92431 74719] [92534 74816] [93456 75738] 
+		[93565 75749] [93690 75663] [93804 75587] [94797 74909] [94916 74904] 
+		[95122 75018] [95247 75083] [95459 75191] [95551 75158] [95638 74936] 
+		[95693 74811] [96555 72727] [96609 72598] [96669 72451] [96636 72348] 
+		[96501 72266] [96413 72202] [96079 71924] [95822 71575] [95658 71166] 
+		[95600 70715] [95738 70026] [96118 69462] [96680 69081] [97369 68941] 
+		[98056 69081] [98616 69462] [98994 70026] [99131 70715] [99073 71166] 
+		[98909 71575] [98654 71924] [98318 72202] [98231 72266] [98095 72348] 
+		[98063 72451] [98123 72598] [98177 72727] [99040 74811] [99094 74936] 
+		[99186 75158] [99220 75197] [99273 75191] [99484 75083] [99609 75018] 
+		[99815 74904] [99934 74909] [100927 75587] [101041 75663] [101166 75749] 
+		[101275 75738] [102197 74816] [102300 74719] [102404 74611] [102413 74502] 
+		[102327 74377] [102251 74263] [101551 73248] [101545 73130] [101556 73102] 
+		[101562 73091] [101815 72559] [102002 71995] [102002 71984] [102018 71947] 
+		[102111 71865] [103336 71637] [103477 71611] [103625 71583] [103688 71502] 
+		[103688 69901] [103625 69820] [103477 69793] [103336 69766] [102072 69533] 
+		[101980 69451] [101952 69397] [101768 68886] [101530 68404] [101502 68338] 
+		[101508 68219] [102251 67145] [102327 67026] [102413 66901] [102404 66793] 
+		[101481 65870] [101377 65773] [101275 65665] [101166 65654] [101041 65740] 
+		[100927 65822] [99826 66576] [99701 66587] [99647 66565] [99647 66559] 
+		[98693 66169] [98627 66147] [98545 66055] [98301 64731] [98275 64595] 
+		[98247 64450] [98166 64379] [96565 64379] 
+	)
+)
+NetList()
+(
+	Net("+3.3V" "(unknown)")
+	(
+		Connect("C1-2")
+		Connect("C2-2")
+		Connect("C3-2")
+		Connect("IN-1")
+		Connect("OUT-1")
+		Connect("PROGPIC-1")
+		Connect("U1-20")
+		Connect("U3-19")
+		Connect("U3-23")
+		Connect("U?-?")
+	)
+	Net("CS" "(unknown)")
+	(
+		Connect("U1-14")
+		Connect("U3-12")
+	)
+	Net("ENABLE" "(unknown)")
+	(
+		Connect("U1-18")
+		Connect("U3-26")
+	)
+	Net("GND" "(unknown)")
+	(
+		Connect("C1-1")
+		Connect("C2-1")
+		Connect("C3-1")
+		Connect("IN-5")
+		Connect("L1-1")
+		Connect("L2-1")
+		Connect("OUT-5")
+		Connect("PROGPIC-5")
+		Connect("U1-19")
+		Connect("U2-1")
+		Connect("U2-2")
+		Connect("U2-3")
+		Connect("U2-4")
+		Connect("U2-7")
+		Connect("U3-1")
+		Connect("U3-9")
+		Connect("U3-10")
+		Connect("U3-11")
+		Connect("U3-16")
+		Connect("U3-18")
+		Connect("U3-20")
+		Connect("U3-21")
+		Connect("U3-22")
+		Connect("U3-25")
+		Connect("U3-31")
+		Connect("U3-32")
+		Connect("U3-33")
+		Connect("U3-34")
+		Connect("U3-36")
+		Connect("U3-37")
+		Connect("U3-38")
+		Connect("U3-39")
+		Connect("U3-40")
+		Connect("U3-41")
+		Connect("U3-42")
+		Connect("U3-43")
+		Connect("U3-44")
+		Connect("U3-45")
+		Connect("U3-46")
+	)
+	Net("INT" "(unknown)")
+	(
+		Connect("U1-11")
+		Connect("U3-14")
+	)
+	Net("SCK" "(unknown)")
+	(
+		Connect("U1-15")
+		Connect("U3-17")
+	)
+	Net("SCL" "(unknown)")
+	(
+		Connect("IN-3")
+		Connect("OUT-3")
+		Connect("U1-12")
+		Connect("U2-6")
+	)
+	Net("SDA" "(unknown)")
+	(
+		Connect("IN-4")
+		Connect("OUT-4")
+		Connect("U1-13")
+		Connect("U2-5")
+	)
+	Net("SDI" "(unknown)")
+	(
+		Connect("U1-17")
+		Connect("U3-13")
+	)
+	Net("SDO" "(unknown)")
+	(
+		Connect("U1-16")
+		Connect("U3-15")
+	)
+	Net("SIG" "(unknown)")
+	(
+		Connect("IN-2")
+		Connect("J1-1")
+		Connect("U1-10")
+	)
+	Net("unnamed_net1" "(unknown)")
+	(
+		Connect("J1-2")
+		Connect("OUT-2")
+	)
+	Net("unnamed_net2" "(unknown)")
+	(
+		Connect("PROGPIC-2")
+		Connect("U1-1")
+	)
+	Net("unnamed_net3" "(unknown)")
+	(
+		Connect("PROGPIC-3")
+		Connect("U1-2")
+	)
+	Net("unnamed_net4" "(unknown)")
+	(
+		Connect("PROGPIC-4")
+		Connect("U1-3")
+	)
+	Net("unnamed_net5" "(unknown)")
+	(
+		Connect("U1-6")
+	)
+	Net("unnamed_net6" "(unknown)")
+	(
+		Connect("TP1-1")
+		Connect("U3-2")
+	)
+	Net("unnamed_net7" "(unknown)")
+	(
+		Connect("TP2-1")
+		Connect("U3-4")
+	)
+	Net("unnamed_net8" "(unknown)")
+	(
+		Connect("U3-5")
+		Connect("U3-7")
+	)
+	Net("unnamed_net9" "(unknown)")
+	(
+		Connect("TP4-1")
+		Connect("U3-6")
+	)
+	Net("unnamed_net10" "(unknown)")
+	(
+		Connect("TP5-1")
+		Connect("U3-8")
+	)
+	Net("unnamed_net11" "(unknown)")
+	(
+		Connect("TP3-1")
+		Connect("U3-24")
+	)
+	Net("unnamed_net12" "(unknown)")
+	(
+		Connect("U3-27")
+		Connect("U3-28")
+	)
+	Net("unnamed_net13" "(unknown)")
+	(
+		Connect("U3-29")
+		Connect("U3-30")
+	)
+	Net("unnamed_net14" "(unknown)")
+	(
+		Connect("C4-1")
+		Connect("L1-2")
+		Connect("U3-35")
+	)
+	Net("unnamed_net15" "(unknown)")
+	(
+		Connect("ANT1-1")
+		Connect("C4-2")
+		Connect("L2-2")
+	)
+)
+

--- /dev/null
+++ b/schem/Boards/Modules/CC3000_Radio_Module/CC3000_Radio_Module.sch
@@ -1,1 +1,543 @@
+v 20130925 2
+C 52400 43100 1 0 1 connector5-2.sym
+{
+T 52100 45550 5 10 0 0 180 2 1
+device=CONNECTOR_5
+T 51700 42850 5 10 1 1 180 8 1
+footprint=GSIP5
+T 51700 45600 5 10 1 1 180 8 1
+refdes=IN
+}
+C 52900 43400 1 90 0 gnd-1.sym
+N 52600 43500 52400 43500 4
+C 52300 45200 1 0 0 3.3V-plus-1.sym
+N 52500 45200 52500 45100 4
+N 52500 45100 52400 45100 4
+C 52600 44300 1 270 1 busripper-2.sym
+{
+T 53000 44300 5 8 0 0 90 2 1
+device=none
+}
+C 52600 43900 1 270 1 busripper-2.sym
+{
+T 53000 43900 5 8 0 0 90 2 1
+device=none
+}
+N 52400 43900 52600 43900 4
+{
+T 52900 43800 5 10 1 1 0 0 1
+netname=SDA
+}
+N 52400 44300 52600 44300 4
+{
+T 52900 44200 5 10 1 1 0 0 1
+netname=SCL
+}
+C 54200 43100 1 0 0 connector5-2.sym
+{
+T 54500 45550 5 10 0 0 180 8 1
+device=CONNECTOR_5
+T 54900 42850 5 10 1 1 180 2 1
+footprint=GSIP5
+T 54900 45600 5 10 1 1 180 2 1
+refdes=OUT
+}
+C 53800 43400 1 270 1 gnd-1.sym
+N 54100 43500 54200 43500 4
+C 54300 45200 1 0 1 3.3V-plus-1.sym
+N 54100 45200 54100 45100 4
+N 54100 45100 54200 45100 4
+C 54100 44300 1 90 0 busripper-2.sym
+{
+T 53700 44300 5 8 0 0 90 0 1
+device=none
+}
+C 54100 43900 1 90 0 busripper-2.sym
+{
+T 53700 43900 5 8 0 0 90 0 1
+device=none
+}
+N 54200 43900 54100 43900 4
+{
+T 53800 43800 5 10 1 1 0 6 1
+netname=SDA
+}
+N 54200 44300 54100 44300 4
+{
+T 53800 44200 5 10 1 1 0 6 1
+netname=SCL
+}
+N 52400 44700 52800 44700 4
+N 53800 44700 54200 44700 4
+B 58400 42500 4600 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 59600 43100 9 24 1 0 0 0 1
+Automation
+T 59800 42900 9 10 1 0 0 0 1
+CC3000 Radio Module
+T 58600 42600 9 10 1 0 0 0 1
+Revision 1
+T 62800 42600 9 10 1 0 0 6 1
+Dr. Yerzinia
+C 52800 44800 1 270 0 jumper-1.sym
+{
+T 53300 44500 5 8 0 0 270 0 1
+device=JUMPER
+T 52700 44900 5 10 1 1 0 0 1
+refdes=J1
+T 53000 44900 5 10 1 1 0 0 1
+footprint=JMP_SLDR-2N
+}
+T 51600 42600 9 10 1 0 0 0 1
+Connectors
+C 55600 43300 1 0 0 MB85RC04V.sym
+{
+T 56000 45200 5 10 1 1 0 0 1
+refdes=U2
+T 56700 45200 5 10 1 1 0 0 1
+footprint=SO8
+T 56000 43300 5 10 1 1 0 0 1
+device=MV85RC04V
+}
+C 55400 43200 1 0 0 gnd-1.sym
+N 55500 43500 55500 44900 4
+N 55500 43700 55600 43700 4
+N 57600 45000 57600 44900 4
+N 57600 44900 57500 44900 4
+N 57500 44500 57600 44500 4
+N 55500 44900 55600 44900 4
+N 55500 44500 55600 44500 4
+N 55500 44100 55600 44100 4
+C 57400 45000 1 0 0 3.3V-plus-1.sym
+N 57500 44100 57600 44100 4
+{
+T 57900 44000 5 10 1 1 0 0 1
+netname=SCL
+}
+C 57600 44100 1 270 1 busripper-2.sym
+{
+T 58000 44100 5 8 0 0 90 2 1
+device=none
+}
+N 57500 43700 57600 43700 4
+{
+T 57900 43600 5 10 1 1 0 0 1
+netname=SDA
+}
+C 57600 43700 1 270 1 busripper-2.sym
+{
+T 58000 43700 5 8 0 0 90 2 1
+device=none
+}
+C 57900 44400 1 90 0 gnd-1.sym
+B 55200 42500 3200 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 55300 42600 9 10 1 0 0 0 1
+FRAM
+C 61400 48600 1 270 1 busripper-2.sym
+{
+T 61800 48600 5 8 0 0 90 2 1
+device=none
+}
+C 61400 49000 1 270 1 busripper-2.sym
+{
+T 61800 49000 5 8 0 0 90 2 1
+device=none
+}
+N 61300 49000 61400 49000 4
+{
+T 61700 48900 5 10 1 1 0 0 1
+netname=SDA
+}
+N 61300 48600 61400 48600 4
+{
+T 61700 48500 5 10 1 1 0 0 1
+netname=SCL
+}
+B 51500 42500 3700 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+C 61600 52000 1 0 1 3.3V-plus-1.sym
+N 61700 51800 61300 51800 4
+N 61400 51800 61400 52000 4
+C 62600 51600 1 0 1 capacitor-1.sym
+{
+T 62400 52300 5 10 0 0 0 6 1
+device=CAPACITOR
+T 62400 52500 5 10 0 0 0 6 1
+symversion=0.1
+T 62600 51900 5 10 1 1 0 6 1
+refdes=C1
+T 62000 51600 5 10 1 1 0 6 1
+footprint=0805
+T 62000 51900 5 10 1 1 0 6 1
+value=100nF
+}
+C 62800 51400 1 0 1 gnd-1.sym
+N 62700 51800 62600 51800 4
+N 62700 51700 62700 51800 4
+C 61800 51500 1 90 1 gnd-1.sym
+N 61500 51400 61300 51400 4
+C 50800 50200 1 0 1 connector5-2.sym
+{
+T 50500 52650 5 10 0 0 0 6 1
+device=CONNECTOR_5
+T 50100 49950 5 10 1 1 0 0 1
+footprint=GSIP5
+T 50100 52700 5 10 1 1 0 0 1
+refdes=PROGPIC
+}
+C 51000 50200 1 0 1 gnd-1.sym
+N 50900 50500 50900 50600 4
+C 51100 52300 1 0 1 3.3V-plus-1.sym
+N 50900 52200 50900 52300 4
+N 50800 51800 51800 51800 4
+N 51800 51400 50800 51400 4
+N 51800 51000 50800 51000 4
+N 50900 50600 50800 50600 4
+N 50900 52200 50800 52200 4
+T 51600 46000 9 10 1 0 0 0 1
+Radio
+N 61300 49800 61400 49800 4
+{
+T 61700 49700 5 10 1 1 0 0 1
+netname=SCK
+}
+C 61400 49800 1 270 1 busripper-2.sym
+{
+T 61800 49800 5 8 0 0 90 2 1
+device=none
+}
+N 61300 50200 61400 50200 4
+{
+T 61700 50100 5 10 1 1 0 0 1
+netname=SDO
+}
+C 61400 50200 1 270 1 busripper-2.sym
+{
+T 61800 50200 5 8 0 0 90 2 1
+device=none
+}
+N 61300 50600 61400 50600 4
+{
+T 61700 50500 5 10 1 1 0 0 1
+netname=SDI
+}
+C 61400 50600 1 270 1 busripper-2.sym
+{
+T 61800 50600 5 8 0 0 90 2 1
+device=none
+}
+N 61300 49400 61400 49400 4
+{
+T 61700 49300 5 10 1 1 0 0 1
+netname=CS
+}
+C 61400 49400 1 270 1 busripper-2.sym
+{
+T 61800 49400 5 8 0 0 90 2 1
+device=none
+}
+N 61300 48200 61400 48200 4
+{
+T 61700 48100 5 10 1 1 0 0 1
+netname=INT
+}
+C 61400 48200 1 270 1 busripper-2.sym
+{
+T 61800 48200 5 8 0 0 90 2 1
+device=none
+}
+N 61300 51000 61400 51000 4
+{
+T 61700 50900 5 10 1 1 0 0 1
+netname=ENABLE
+}
+C 61400 51000 1 270 1 busripper-2.sym
+{
+T 61800 51000 5 8 0 0 90 2 1
+device=none
+}
+C 51800 47800 1 0 0 PIC24F04KA201.sym
+{
+T 52200 52100 5 10 1 1 0 0 1
+refdes=U1
+T 52200 47800 5 10 1 1 0 0 1
+footprint=SSOP20
+T 60900 47800 5 10 1 1 0 6 1
+device=PIC24F04KA201
+}
+N 51600 49800 51800 49800 4
+C 51700 48200 1 90 0 busripper-2.sym
+{
+T 51300 48200 5 8 0 0 90 0 1
+device=none
+}
+N 51800 48200 51700 48200 4
+{
+T 51400 48100 5 10 1 1 0 6 1
+netname=SIG
+}
+N 52600 44700 52600 45300 4
+N 52600 45300 52800 45300 4
+{
+T 53100 45200 5 10 1 1 0 0 1
+netname=SIG
+}
+C 52800 45300 1 270 1 busripper-2.sym
+{
+T 53200 45300 5 8 0 0 90 2 1
+device=none
+}
+C 45500 43300 1 0 0 CC3000.sym
+{
+T 45900 53200 5 10 1 1 0 0 1
+refdes=U3
+T 48100 53200 5 10 1 1 0 6 1
+device=CC3000
+T 45900 43400 5 10 1 1 0 2 1
+footprint=CC3000
+}
+N 45500 52900 45300 52900 4
+N 45300 52900 45300 43500 4
+C 45200 43200 1 0 0 gnd-1.sym
+N 45500 52500 45300 52500 4
+N 45500 52100 45300 52100 4
+N 45500 51700 45300 51700 4
+N 45500 51300 45300 51300 4
+N 45500 43700 45300 43700 4
+N 45500 44100 45300 44100 4
+N 45500 44500 45300 44500 4
+N 45500 44900 45300 44900 4
+N 45500 45300 45300 45300 4
+N 45500 45700 45300 45700 4
+N 45500 46100 45300 46100 4
+N 45500 46500 45300 46500 4
+N 45500 46900 45300 46900 4
+N 45500 47300 45300 47300 4
+N 45500 47700 45300 47700 4
+N 45500 48100 45300 48100 4
+N 45500 48500 45300 48500 4
+N 45500 48900 45300 48900 4
+N 45500 49300 45300 49300 4
+N 45500 50900 45300 50900 4
+N 45500 50500 45300 50500 4
+N 45500 50100 45300 50100 4
+N 45500 49700 45300 49700 4
+C 48500 43700 1 0 0 gnd-1.sym
+N 48600 44000 48600 44100 4
+N 48600 44100 48500 44100 4
+C 50000 46600 1 0 1 3.3V-plus-1.sym
+N 49800 46600 49800 45700 4
+N 49800 45700 48500 45700 4
+N 48500 45300 48700 45300 4
+N 48700 45300 48700 45700 4
+N 48500 49300 48700 49300 4
+N 48700 49300 48700 48900 4
+N 48700 48900 48500 48900 4
+N 48500 48100 48700 48100 4
+N 48700 48100 48700 48500 4
+N 48700 48500 48500 48500 4
+N 48500 50500 48700 50500 4
+N 48700 50500 48700 50900 4
+N 48700 50900 48500 50900 4
+C 49000 52400 1 90 0 gnd-1.sym
+N 48700 52500 48500 52500 4
+C 48700 52200 1 270 0 testpt-1.sym
+{
+T 49200 52000 5 10 1 1 0 0 1
+refdes=TP1
+T 49600 51800 5 10 0 0 270 0 1
+device=TESTPOINT
+T 49100 52100 5 10 0 1 0 0 1
+footprint=CON_TP__Vector_K24
+}
+N 48500 52100 48700 52100 4
+C 48700 51800 1 270 0 testpt-1.sym
+{
+T 49200 51600 5 10 1 1 0 0 1
+refdes=TP2
+T 49600 51400 5 10 0 0 270 0 1
+device=TESTPOINT
+T 49100 51700 5 10 0 1 0 0 1
+footprint=CON_TP__Vector_K24
+}
+C 48700 51400 1 270 0 testpt-1.sym
+{
+T 49200 51200 5 10 1 1 0 0 1
+refdes=TP3
+T 49600 51000 5 10 0 0 270 0 1
+device=TESTPOINT
+T 49000 51200 5 10 0 1 0 0 1
+footprint=CON_TP__Vector_K24
+}
+N 48700 51700 48500 51700 4
+N 48500 51300 48700 51300 4
+N 48500 46100 48600 46100 4
+{
+T 48900 46000 5 10 1 1 0 0 1
+netname=SCK
+}
+C 48600 46100 1 270 1 busripper-2.sym
+{
+T 49000 46100 5 8 0 0 90 2 1
+device=none
+}
+N 48500 47300 48600 47300 4
+{
+T 48900 47200 5 10 1 1 0 0 1
+netname=SDI
+}
+C 48600 47300 1 270 1 busripper-2.sym
+{
+T 49000 47300 5 8 0 0 90 2 1
+device=none
+}
+N 48500 46500 48600 46500 4
+{
+T 48900 46400 5 10 1 1 0 0 1
+netname=SDO
+}
+C 48600 46500 1 270 1 busripper-2.sym
+{
+T 49000 46500 5 8 0 0 90 2 1
+device=none
+}
+N 48500 47700 48600 47700 4
+{
+T 48900 47600 5 10 1 1 0 0 1
+netname=CS
+}
+C 48600 47700 1 270 1 busripper-2.sym
+{
+T 49000 47700 5 8 0 0 90 2 1
+device=none
+}
+N 48500 46900 48600 46900 4
+{
+T 48900 46800 5 10 1 1 0 0 1
+netname=INT
+}
+C 48600 46900 1 270 1 busripper-2.sym
+{
+T 49000 46900 5 8 0 0 90 2 1
+device=none
+}
+N 48500 44900 48600 44900 4
+{
+T 48900 44800 5 10 1 1 0 0 1
+netname=ENABLE
+}
+C 48600 44900 1 270 1 busripper-2.sym
+{
+T 49000 44900 5 8 0 0 90 2 1
+device=none
+}
+C 49700 44300 1 0 0 capacitor-1.sym
+{
+T 49900 45000 5 10 0 0 0 0 1
+device=CAPACITOR
+T 50000 44600 5 10 1 1 0 6 1
+refdes=C4
+T 49900 45200 5 10 0 0 0 0 1
+symversion=0.1
+T 50300 44400 5 10 1 1 0 2 1
+footprint=0805
+}
+C 49600 43400 1 90 0 inductor-1.sym
+{
+T 49100 43600 5 10 0 0 90 0 1
+device=INDUCTOR
+T 49600 43900 5 10 1 1 0 0 1
+refdes=L1
+T 48900 43600 5 10 0 0 90 0 1
+symversion=0.1
+T 49600 43700 5 10 1 1 0 0 1
+footprint=0805
+}
+C 50900 43400 1 90 0 inductor-1.sym
+{
+T 50400 43600 5 10 0 0 90 0 1
+device=INDUCTOR
+T 50900 43900 5 10 1 1 0 0 1
+refdes=L2
+T 50200 43600 5 10 0 0 90 0 1
+symversion=0.1
+T 50900 43700 5 10 1 1 0 0 1
+footprint=0805
+}
+N 48500 44500 49700 44500 4
+N 49500 44500 49500 44300 4
+N 50800 44300 50800 44500 4
+N 50600 44500 51000 44500 4
+C 49400 42900 1 0 0 gnd-1.sym
+N 49500 43200 49500 43400 4
+C 50700 42900 1 0 0 gnd-1.sym
+N 50800 43200 50800 43400 4
+N 51000 44500 51000 44600 4
+L 51500 42500 44900 42500 3 0 0 0 -1 -1
+L 44900 42500 44900 53600 3 0 0 0 -1 -1
+L 44900 53600 49700 53600 3 0 0 0 -1 -1
+L 49700 53600 49700 47100 3 0 0 0 -1 -1
+L 51500 45800 51500 47100 3 0 0 0 -1 -1
+L 51500 47100 49700 47100 3 0 0 0 -1 -1
+L 49700 53600 63000 53600 3 0 0 0 -1 -1
+L 63000 53600 63000 43600 3 0 0 0 -1 -1
+C 50700 44600 1 0 0 antenna.sym
+{
+T 49300 45300 5 10 1 1 0 0 1
+refdes=ANT1
+T 49300 45100 5 10 1 1 0 0 1
+footprint=2500AT44M0400
+}
+T 45000 42600 9 10 1 0 0 0 1
+WiFi
+C 48700 50200 1 270 0 testpt-1.sym
+{
+T 49600 49800 5 10 0 0 270 0 1
+device=TESTPOINT
+T 48900 50100 5 10 0 1 0 0 1
+footprint=CON_TP__Vector_K24
+T 49200 50000 5 10 1 1 0 0 1
+refdes=TP4
+}
+C 48700 49800 1 270 0 testpt-1.sym
+{
+T 49600 49400 5 10 0 0 270 0 1
+device=TESTPOINT
+T 49200 49600 5 10 1 1 0 0 1
+refdes=TP5
+T 48900 49700 5 10 0 1 0 0 1
+footprint=CON_TP__Vector_K24
+}
+N 48700 50100 48500 50100 4
+N 48500 49700 48700 49700 4
+C 50900 46000 1 180 0 capacitor-1.sym
+{
+T 50700 45300 5 10 0 0 180 0 1
+device=CAPACITOR
+T 50300 45900 5 10 1 1 0 6 1
+refdes=C3
+T 50700 45100 5 10 0 0 180 0 1
+symversion=0.1
+T 50600 45700 5 10 1 1 0 2 1
+footprint=0805
+T 50600 45900 5 10 1 1 0 0 1
+value=1uF
+}
+C 50900 46600 1 180 0 capacitor-1.sym
+{
+T 50700 45900 5 10 0 0 180 0 1
+device=CAPACITOR
+T 50300 46500 5 10 1 1 0 6 1
+refdes=C2
+T 50700 45700 5 10 0 0 180 0 1
+symversion=0.1
+T 50600 46300 5 10 1 1 0 2 1
+footprint=0805
+T 50600 46500 5 10 1 1 0 0 1
+value=1uF
+}
+N 50000 46400 49800 46400 4
+C 51400 45700 1 90 0 gnd-1.sym
+N 51100 45800 50900 45800 4
+C 51400 46300 1 90 0 gnd-1.sym
+N 51100 46400 50900 46400 4
+N 50000 45800 49800 45800 4
 

--- /dev/null
+++ b/schem/Boards/Modules/Dimmer_3Way_Module/Dimmer_3Way_Module.net
@@ -1,1 +1,32 @@
+unnamed_net18	R11-2 U7-4 
+unnamed_net17	U6-3 U7-3 
+unnamed_net16	R8-2 U7-2 
+unnamed_net15	U5-3 U7-1 
+unnamed_net14	R3-1 U4-1 
+unnamed_net13	R4-1 U4-4 
+unnamed_net12	U4-3 SCR2-3 
+Hot2In	U6-1 R4-2 SCR2-1 ACIN-2 
+unnamed_net11	J1-2 OUT-2 
+unnamed_net10	J1-1 IN-2 
+SCR2Cntl	R3-2 U1-8 
+SDA	OUT-4 IN-4 U1-9 
+SCL	OUT-3 IN-3 U1-10 
+unnamed_net9	PROGPIC-3 U1-12 
+unnamed_net8	PROGPIC-2 U1-13 
+unnamed_net7	PROGPIC-4 U1-4 
+DetectLV2	U7-6 U1-3 
+DetectLV1	U7-8 U1-2 
++3.3V	OUT-1 IN-1 PROGPIC-1 C1-2 U1-1 
+unnamed_net6	U1-5 U8-6 
+unnamed_net5	U1-6 U8-5 
+unnamed_net4	U1-7 U8-4 
+Neutral	U6-2 U5-2 ACIN-3 ACCTL-2 
+SCR1Cntl	U1-11 R1-2 
+Switch	SWITCH-1 
+GND	U6-4 U5-4 R11-1 R8-1 U7-5 U7-7 U4-2 OUT-5 IN-5 C1-1 PROGPIC-5 U1-14 U8-3 U8-2 U8-1 SWITCH-2 U3-2 
+unnamed_net3	R1-1 U3-1 
+unnamed_net2	R2-1 U3-4 
+unnamed_net1	U3-3 SCR1-3 
+HotOut	SCR2-2 ACCTL-1 SCR1-2 
+Hot1In	U5-1 ACIN-1 R2-2 SCR1-1 
 

--- /dev/null
+++ b/schem/Boards/Modules/Dimmer_3Way_Module/Dimmer_3Way_Module.pcb
@@ -1,1 +1,1863 @@
-
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 112000 179000]
+
+Grid[500.0 0 0 0]
+Cursor[0 5500 0.000000]
+PolyArea[200000000.000000]
+Thermal[0.500000]
+DRC[800 800 800 800 1300 800]
+Flags("showdrc,nameonpcb,uniquename,clearnew,snappin")
+Groups("1,c:2:3:4:5:6,s:7:8")
+Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[0 1800 800 1000 800]
+	SymbolLine[800 1000 800 5000 800]
+	SymbolLine[0 5000 1500 5000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 2800 1500 2800 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[2000 3300 2000 4500 800]
+	SymbolLine[2000 3300 1500 2800 800]
+	SymbolLine[2000 2300 1500 2800 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3500 2000 1000 800]
+	SymbolLine[0 3500 2500 3500 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 2800 2000 3300 800]
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3300 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[500 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3700 0 4500 800]
+	SymbolLine[0 3700 700 3000 800]
+	SymbolLine[700 3000 1300 3000 800]
+	SymbolLine[1300 3000 2000 3700 800]
+	SymbolLine[2000 3700 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2300 700 3000 800]
+	SymbolLine[0 1500 0 2300 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[1300 3000 2000 2300 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[500 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 2000 0 5000 800]
+	SymbolLine[0 2000 700 1000 800]
+	SymbolLine[700 1000 1800 1000 800]
+	SymbolLine[1800 1000 2500 2000 800]
+	SymbolLine[2500 2000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3300 2500 4500 800]
+	SymbolLine[2000 2800 2500 3300 800]
+	SymbolLine[500 2800 2000 2800 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2300 800]
+	SymbolLine[2000 2800 2500 2300 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[700 5000 2000 5000 800]
+	SymbolLine[0 4300 700 5000 800]
+	SymbolLine[0 1700 0 4300 800]
+	SymbolLine[0 1700 700 1000 800]
+	SymbolLine[700 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1800 1000 2500 1700 800]
+	SymbolLine[2500 1700 2500 4300 800]
+	SymbolLine[1800 5000 2500 4300 800]
+	SymbolLine[0 5000 1800 5000 800]
+	SymbolLine[0 1000 1800 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 2800 1500 2800 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[700 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 4500 0 4000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 3000 800]
+	SymbolLine[1500 3000 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2500 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 3500 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1300 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 1000 5000 800]
+	SymbolLine[1000 5000 2000 1000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 5000 800]
+	SymbolLine[500 5000 1500 3000 800]
+	SymbolLine[1500 3000 2500 5000 800]
+	SymbolLine[2500 5000 3000 3000 800]
+	SymbolLine[3000 3000 3000 1000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 5000 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 1000 3000 800]
+	SymbolLine[1000 3000 2000 1000 800]
+	SymbolLine[1000 3000 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2100 1000]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2100 1000]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 1000 5000 800]
+	SymbolLine[2000 3000 1000 5000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mil")
+Via[59000 128000 3600 2000 0 2000 "" ""]
+Via[45000 112500 3600 2000 0 2000 "" ""]
+Via[40000 80000 3600 2000 0 2000 "" ""]
+Via[59000 44500 3600 2000 0 2000 "" ""]
+Via[71000 80500 3600 2000 0 2000 "" ""]
+Via[65500 76000 3600 2000 0 2000 "" ""]
+Via[51000 53000 3600 2000 0 2000 "" ""]
+Via[61500 57000 3600 2000 0 2000 "" ""]
+Via[77500 53500 3600 2000 0 2000 "" ""]
+Via[65500 14000 3600 2000 0 2000 "" ""]
+Via[27500 26500 3600 2000 0 2000 "" ""]
+Via[29000 31000 3600 2000 0 2000 "" ""]
+Via[96000 27500 3600 2000 0 2000 "" ""]
+Via[65500 23000 3600 2000 0 2000 "" ""]
+Via[83000 76000 3600 2000 0 2000 "" ""]
+Via[13000 73500 3600 2000 0 2000 "" ""]
+Via[61500 26500 3600 2000 0 2000 "" ""]
+Via[62000 67000 3600 2000 0 2000 "" ""]
+Via[55500 37500 3600 2000 0 2000 "" ""]
+Via[67500 123500 3600 2000 0 2000 "" ""]
+
+Element["" "JMP_SLDR-2N" "J1" "unknown" 23500 48500 -2500 -12250 0 100 ""]
+(
+	Attribute("device" "JUMPER")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3000 -1250 -3000 1250 5000 2000 7000 "1" "1" "octagon"]
+	Pad[-1750 -2500 -1750 2500 2500 2000 4500 "1" "1" "square"]
+	Pad[3000 -1250 3000 1250 5000 2000 7000 "2" "2" "octagon"]
+	Pad[1750 -2500 1750 2500 2500 2000 4500 "2" "2" "square"]
+	ElementLine [3000 5250 -3000 5250 1000]
+	ElementLine [3000 -5250 -3000 -5250 1000]
+	ElementArc [-3000 -1250 4000 4000 270 90 1000]
+	ElementArc [-3000 1250 4000 4000 0 90 1000]
+	ElementArc [3000 1250 4000 4000 90 90 1000]
+	ElementArc [3000 -1250 4000 4000 180 90 1000]
+
+	)
+
+Element["" "0805" "R11" "unknown" 20500 79500 -3500 -11000 0 100 ""]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["onsolder" "0805" "R3" "220" 21500 20000 -14000 3000 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["" "GSIP5" "OUT" "unknown" 104000 39000 -4500 -12000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "IN" "unknown" 7500 39000 -2500 -13000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "PROGPIC" "unknown" 20000 8000 48500 -3000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square,edge2"]
+	Pin[10000 0 7000 3000 7600 3800 "2" "2" "edge2"]
+	Pin[20000 0 7000 3000 7600 3800 "3" "3" "edge2"]
+	Pin[30000 0 7000 3000 7600 3800 "4" "4" "edge2"]
+	Pin[40000 0 7000 3000 7600 3800 "5" "5" "edge2"]
+	ElementLine [0 5000 40000 5000 2000]
+	ElementLine [0 -5000 40000 -5000 2000]
+	ElementLine [5000 -5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 270 180 2000]
+	ElementArc [40000 0 5000 5000 90 180 2000]
+
+	)
+
+Element["onsolder" "0805" "R1" "220" 32500 54000 8000 3000 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "CT2193LPST_3" "U8" "unknown" 82500 27000 16000 -17500 0 100 "auto"]
+(
+	Attribute("device" "SWITCH_DIP4")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-10000 -19528 -10000 -14370 4449 0 4449 "1" "1" "onsolder,square"]
+	Pad[0 -19528 0 -14370 4449 0 4449 "2" "2" "onsolder,square"]
+	Pad[10000 -19528 10000 -14370 4449 0 4449 "3" "3" "onsolder,square"]
+	Pad[10000 14370 10000 19528 4449 0 4449 "6" "4" "onsolder,square,edge2"]
+	Pad[0 14370 0 19528 4449 0 4449 "7" "5" "onsolder,square,edge2"]
+	Pad[-10000 14370 -10000 19528 4449 0 4449 "8" "6" "onsolder,square,edge2"]
+	ElementLine [14193 -23720 14193 23720 1000]
+	ElementLine [-14193 -23720 14193 -23720 1000]
+	ElementLine [-14193 -23720 -14193 23720 1000]
+	ElementLine [-14193 23720 14193 23720 1000]
+	ElementLine [-10256 0 -14193 -3937 1000]
+	ElementLine [-10256 0 -14193 3937 1000]
+
+	)
+
+Element["" "0805" "R8" "unknown" 78000 44000 8000 -3500 0 100 ""]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["onsolder" "0805" "R4" "unknown" 56500 106500 -4500 10500 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["" "CPC1302" "U7" "unknown" 72500 76500 -17500 -29500 0 100 ""]
+(
+	Attribute("device" "CPC1302")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-15000 15551 -15000 19488 2559 0 2559 "A1" "1" "square,edge2"]
+	Pad[-5000 15551 -5000 19488 2559 0 2559 "K1" "2" "square,edge2"]
+	Pad[5000 15551 5000 19488 2559 0 2559 "A2" "3" "square,edge2"]
+	Pad[15000 15551 15000 19488 2559 0 2559 "K2" "4" "square,edge2"]
+	Pad[15000 -19488 15000 -15551 2559 0 2559 "E2" "5" "square"]
+	Pad[5000 -19488 5000 -15551 2559 0 2559 "C2" "6" "square"]
+	Pad[-5000 -19488 -5000 -15551 2559 0 2559 "E1" "7" "square"]
+	Pad[-15000 -19488 -15000 -15551 2559 0 2559 "C1" "8" "square"]
+	ElementLine [18248 -22736 18248 22736 1000]
+	ElementLine [-18248 22736 18248 22736 1000]
+	ElementLine [-18248 -22736 -18248 22736 1000]
+	ElementLine [-18248 -22736 18248 -22736 1000]
+	ElementLine [-14311 0 -18248 3937 1000]
+	ElementLine [-14311 0 -18248 -3937 1000]
+
+	)
+
+Element["onsolder" "MFP4" "U4" "unknown" 56500 75000 9000 -8500 0 100 "auto"]
+(
+	Attribute("device" "FODM3053V")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-5000 -13200 -5000 -12400 3200 3200 3200 "Anode" "1" "onsolder,square"]
+	Pad[5000 -13200 5000 -12400 3200 3200 3200 "Cathode" "2" "onsolder,square"]
+	Pad[5000 12400 5000 13200 3200 3200 3200 "MT2" "3" "onsolder,square,edge2"]
+	Pad[-5000 12400 -5000 13200 3200 3200 3200 "MT1" "4" "onsolder,square,edge2"]
+
+	)
+
+Element["onsolder" "DPAK" "SCR2" "unknown" 93000 97500 -12500 -14000 0 100 "auto"]
+(
+	Attribute("device" "TRIAC")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-25050 9000 -19550 9000 6300 2000 8300 "1" "1" "onsolder,square"]
+	Pad[-25050 -9000 -19550 -9000 6300 2000 8300 "3" "3" "onsolder,square"]
+	Pad[-800 0 800 0 22800 2000 24800 "4" "4" "onsolder,square,edge2"]
+	ElementLine [-13700 -12900 -13700 12900 1000]
+	ElementLine [-13700 -12900 13700 -12900 1000]
+	ElementLine [13700 -12900 13700 -10400 1000]
+	ElementLine [13700 -10400 15700 -8400 1000]
+	ElementLine [15700 -8400 15700 8400 1000]
+	ElementLine [15700 8400 13700 10400 1000]
+	ElementLine [13700 10400 13700 12900 1000]
+	ElementLine [-13700 12900 13700 12900 1000]
+	ElementLine [-19200 1000 -14200 1000 2000]
+	ElementLine [-19200 500 -19200 1000 2000]
+	ElementLine [-19200 500 -14200 500 2000]
+	ElementLine [-14200 0 -14200 500 2000]
+	ElementLine [-19200 0 -14200 0 2000]
+	ElementLine [-19200 -500 -19200 0 2000]
+	ElementLine [-19200 -500 -14200 -500 2000]
+	ElementLine [-14200 -1000 -14200 -500 2000]
+	ElementLine [-19200 -1000 -14200 -1000 2000]
+
+	)
+
+Element["" "0805" "C1" "100nF" 67000 40500 -9500 -4000 0 100 ""]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["onsolder" "0805" "R2" "unknown" 52000 131500 -13000 3000 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-393 3543 393 3543 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["onsolder" "MFP4" "U3" "unknown" 35000 75000 -13500 -8500 0 100 "auto"]
+(
+	Attribute("device" "FODM3053V")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-5000 -13200 -5000 -12400 3200 3200 3200 "Anode" "1" "onsolder,square"]
+	Pad[5000 -13200 5000 -12400 3200 3200 3200 "Cathode" "2" "onsolder,square"]
+	Pad[5000 12400 5000 13200 3200 3200 3200 "MT2" "3" "onsolder,square,edge2"]
+	Pad[-5000 12400 -5000 13200 3200 3200 3200 "MT1" "4" "onsolder,square,edge2"]
+
+	)
+
+Element["onsolder" "DPAK" "SCR1" "unknown" 93000 125500 -20000 20000 0 100 "auto"]
+(
+	Attribute("device" "TRIAC")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-25050 9000 -19550 9000 6300 2000 8300 "1" "1" "onsolder,square"]
+	Pad[-25050 -9000 -19550 -9000 6300 2000 8300 "3" "3" "onsolder,square"]
+	Pad[-800 0 800 0 22800 2000 24800 "4" "4" "onsolder,square,edge2"]
+	ElementLine [-13700 -12900 -13700 12900 1000]
+	ElementLine [-13700 -12900 13700 -12900 1000]
+	ElementLine [13700 -12900 13700 -10400 1000]
+	ElementLine [13700 -10400 15700 -8400 1000]
+	ElementLine [15700 -8400 15700 8400 1000]
+	ElementLine [15700 8400 13700 10400 1000]
+	ElementLine [13700 10400 13700 12900 1000]
+	ElementLine [-13700 12900 13700 12900 1000]
+	ElementLine [-19200 1000 -14200 1000 2000]
+	ElementLine [-19200 500 -19200 1000 2000]
+	ElementLine [-19200 500 -14200 500 2000]
+	ElementLine [-14200 0 -14200 500 2000]
+	ElementLine [-19200 0 -14200 0 2000]
+	ElementLine [-19200 -500 -19200 0 2000]
+	ElementLine [-19200 -500 -14200 -500 2000]
+	ElementLine [-14200 -1000 -14200 -500 2000]
+	ElementLine [-19200 -1000 -14200 -1000 2000]
+
+	)
+
+Element["" "MICRODIP4" "U6" "unknown" 54500 111000 -16000 -17000 0 100 ""]
+(
+	Attribute("device" "BRIDGE")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-12992 -7874 -10236 -7874 3346 2000 3346 "~" "1" "square"]
+	Pad[-12992 7874 -10236 7874 3346 2000 3346 "~" "2" "square"]
+	Pad[10236 -7874 12992 -7874 3346 2000 3346 "-" "4" "square,edge2"]
+	Pad[10236 7874 12992 7874 3346 1000 3346 "+" "3" "square,edge2"]
+	ElementLine [-8050 -10137 8050 -10137 1000]
+	ElementLine [-8050 10137 8050 10137 1000]
+
+	)
+
+Element["" "MICRODIP4" "U5" "unknown" 40000 71000 -18200 -15000 0 100 ""]
+(
+	Attribute("device" "BRIDGE")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-7874 10236 -7874 12992 3346 2000 3346 "~" "1" "square,edge2"]
+	Pad[7874 10236 7874 12992 3346 2000 3346 "~" "2" "square,edge2"]
+	Pad[-7874 -12992 -7874 -10236 3346 2000 3346 "-" "4" "square"]
+	Pad[7874 -12992 7874 -10236 3346 1000 3346 "+" "3" "square"]
+	ElementLine [-10137 8050 -10137 -8050 1000]
+	ElementLine [10137 8050 10137 -8050 1000]
+
+	)
+
+Element["" "TERM_3_5MM" "ACIN" "unknown" 18500 167000 19315 -30185 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_3")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "2" "2" ""]
+	Pin[0 -39370 12000 3000 12000 5700 "3" "3" ""]
+	ElementLine [-16388 -49212 16388 -49212 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -49212 16388 9842 1000]
+	ElementLine [-16388 -49212 -16388 9842 1000]
+
+	)
+
+Element["" "TERM_2_5MM" "ACCTL" "unknown" 66000 160500 -6500 -23000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square,edge2"]
+	Pin[-19685 0 12000 3000 12000 5700 "2" "2" "edge2"]
+	ElementLine [-29527 -16388 -29527 16388 1000]
+	ElementLine [9842 -16388 9842 16388 1000]
+	ElementLine [-29527 -16388 9842 -16388 1000]
+	ElementLine [-29527 16388 9842 16388 1000]
+
+	)
+
+Element["" "TERM_2_5MM" "SWITCH" "unknown" 93500 167000 -15500 -36500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "2" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["onsolder" "TSSOP14" "U1" "unknown" 39500 32000 -17000 15000 0 100 "auto"]
+(
+	Attribute("device" "PIC16LF1703")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[7677 9311 7677 13917 1299 1000 2299 "VDD" "1" "onsolder,square,edge2"]
+	Pad[5118 9311 5118 13917 1299 1000 2299 "RA5" "2" "onsolder,square,edge2"]
+	Pad[2559 9311 2559 13917 1299 1000 2299 "RA4" "3" "onsolder,square,edge2"]
+	Pad[0 9311 0 13917 1299 1000 2299 "VPP/~MCLR/RA3" "4" "onsolder,square,edge2"]
+	Pad[-2559 9311 -2559 13917 1299 1000 2299 "RC5" "5" "onsolder,square,edge2"]
+	Pad[-5118 9311 -5118 13917 1299 1000 2299 "RC4" "6" "onsolder,square,edge2"]
+	Pad[-7677 9311 -7677 13917 1299 1000 2299 "RC3" "7" "onsolder,square,edge2"]
+	Pad[-7677 -13917 -7677 -9311 1299 1000 2299 "RC2" "8" "onsolder,square"]
+	Pad[-5118 -13917 -5118 -9311 1299 1000 2299 "RC1" "9" "onsolder,square"]
+	Pad[-2559 -13917 -2559 -9311 1299 1000 2299 "RC0" "10" "onsolder,square"]
+	Pad[0 -13917 0 -9311 1299 1000 2299 "RA2" "11" "onsolder,square"]
+	Pad[2559 -13917 2559 -9311 1299 1000 2299 "RA1/ICSPCLK" "12" "onsolder,square"]
+	Pad[5118 -13917 5118 -9311 1299 1000 2299 "RA0/ICSPDAT" "13" "onsolder,square"]
+	Pad[7677 -13917 7677 -9311 1299 1000 2299 "VSS" "14" "onsolder,square"]
+	ElementLine [-9326 15566 9326 15566 1000]
+	ElementLine [-9326 -15566 -9326 15566 1000]
+	ElementLine [-9326 -15566 9326 -15566 1000]
+	ElementLine [9326 2500 9326 15566 1000]
+	ElementLine [9326 -15566 9326 -2500 1000]
+	ElementArc [9326 0 2500 2500 270 180 1000]
+
+	)
+Layer(1 "top")
+(
+	Line[42886 118874 42886 157071 4000 2000 "clearline"]
+	Line[42886 157071 46315 160500 4000 2000 "clearline"]
+	Line[18500 127630 42756 127630 4000 2000 "clearline"]
+	Line[42756 127630 42886 127500 4000 2000 "clearline"]
+	Line[18500 167000 11000 167000 1000 2000 "clearline"]
+	Line[11000 167000 6500 162500 1000 2000 "clearline"]
+	Line[6500 162500 6500 102000 1000 2000 "clearline"]
+	Line[6500 102000 12500 96000 1000 2000 "clearline"]
+	Line[12500 96000 25000 96000 1000 2000 "clearline"]
+	Line[25000 96000 32000 89000 1000 2000 "clearline"]
+	Line[32000 89000 32000 82740 1000 2000 "clearline"]
+	Line[32000 82740 32126 82614 1000 2000 "clearline"]
+	Line[42886 103126 21874 103126 1000 2000 "clearline"]
+	Line[21874 103126 9000 116000 1000 2000 "clearline"]
+	Line[9000 116000 9000 137815 1000 2000 "clearline"]
+	Line[9000 137815 18500 147315 1000 2000 "clearline"]
+	Line[47874 82614 47874 96374 1000 2000 "clearline"]
+	Line[47874 96374 50000 98500 1000 2000 "clearline"]
+	Line[77500 94020 77500 115000 1000 2000 "clearline"]
+	Line[77500 115000 74000 118500 1000 2000 "clearline"]
+	Line[74000 118500 66488 118500 1000 2000 "clearline"]
+	Line[66488 118500 66114 118874 1000 2000 "clearline"]
+	Line[32126 59386 26614 59386 1000 2000 "clearline"]
+	Line[26614 59386 18000 68000 1000 2000 "clearline"]
+	Line[18000 68000 18000 78457 1000 2000 "clearline"]
+	Line[18000 78457 16957 79500 1000 2000 "clearline"]
+	Line[7500 79000 16457 79000 1000 2000 "clearline"]
+	Line[16457 79000 16957 79500 1000 2000 "clearline"]
+	Line[24043 79500 24043 77457 1000 2000 "clearline"]
+	Line[87500 89000 87500 94020 1000 2000 "clearline"]
+	Line[101957 36957 104000 39000 1000 2000 "clearline"]
+	Line[67000 44043 74414 44043 1000 2000 "clearline"]
+	Line[74414 44043 74457 44000 1000 2000 "clearline"]
+	Line[67500 58980 67500 44543 1000 2000 "clearline"]
+	Line[67500 44543 67000 44043 1000 2000 "clearline"]
+	Line[42886 118386 42886 117386 1000 2000 "clearline"]
+	Line[42886 117386 40500 115000 1000 2000 "clearline"]
+	Line[40500 115000 40500 110000 1000 2000 "clearline"]
+	Line[40500 110000 43000 107500 1000 2000 "clearline"]
+	Line[43000 107500 48500 107500 1000 2000 "clearline"]
+	Line[48500 107500 50000 106000 1000 2000 "clearline"]
+	Line[50000 106000 50000 98500 1000 2000 "clearline"]
+	Line[45000 112500 45000 114000 1000 2000 "clearline"]
+	Line[45000 114000 59000 128000 1000 2000 "clearline"]
+	Line[52500 76000 44000 76000 1000 2000 "clearline"]
+	Line[44000 76000 40000 80000 1000 2000 "clearline"]
+	Line[24043 77457 31000 70500 1000 2000 "clearline"]
+	Line[52500 88000 55000 85500 1000 2000 "clearline"]
+	Line[52500 76000 55000 78500 1000 2000 "clearline"]
+	Line[55000 78500 55000 85500 1000 2000 "clearline"]
+	Line[67500 123000 62500 123000 1000 2000 "clearline"]
+	Line[62500 123000 52500 113000 1000 2000 "clearline"]
+	Line[52500 88000 52500 113000 1000 2000 "clearline"]
+	Line[82500 89500 80500 87500 1000 2000 "clearline"]
+	Line[80500 87500 74500 87500 1000 2000 "clearline"]
+	Line[74500 87500 72500 89500 1000 2000 "clearline"]
+	Line[72500 89500 72500 101500 1000 2000 "clearline"]
+	Line[72500 101500 70500 103500 1000 2000 "clearline"]
+	Line[70500 103500 66488 103500 1000 2000 "clearline"]
+	Line[66488 103500 66114 103126 1000 2000 "clearline"]
+	Line[98000 101500 104000 95500 1000 2000 "clearline"]
+	Line[104000 95500 104000 79000 1000 2000 "clearline"]
+	Line[98000 101500 85000 101500 1000 2000 "clearline"]
+	Line[85000 101500 82500 99000 1000 2000 "clearline"]
+	Line[82500 99000 82500 89500 1000 2000 "clearline"]
+	Line[93500 147315 93500 101500 1000 2000 "clearline"]
+	Line[7500 49000 20000 49000 1000 2000 "clearline"]
+	Line[20000 49000 20500 48500 1000 2000 "clearline"]
+	Line[59000 44500 59414 44500 1000 2000 "clearline"]
+	Line[20000 8000 20000 5000 1000 2000 "clearline"]
+	Line[20000 5000 22500 2500 1000 2000 "clearline"]
+	Line[22500 2500 64000 2500 1000 2000 "clearline"]
+	Line[66000 35957 67000 36957 1000 2000 "clearline"]
+	Line[31000 70500 69000 70500 1000 2000 "clearline"]
+	Line[87500 89000 69000 70500 1000 2000 "clearline"]
+	Line[67500 94020 67500 84000 1000 2000 "clearline"]
+	Line[67500 84000 71000 80500 1000 2000 "clearline"]
+	Line[57500 94020 57500 88500 1000 2000 "clearline"]
+	Line[57500 88500 61000 85000 1000 2000 "clearline"]
+	Line[61000 85000 61000 80500 1000 2000 "clearline"]
+	Line[61000 80500 65500 76000 1000 2000 "clearline"]
+	Line[48000 64500 48000 59512 1000 2000 "clearline"]
+	Line[48000 59512 47874 59386 1000 2000 "clearline"]
+	Line[32000 59386 35114 59386 1000 2000 "clearline"]
+	Line[35114 59386 42000 52500 1000 2000 "clearline"]
+	Line[62000 57000 59480 57000 1000 2000 "clearline"]
+	Line[59480 57000 57500 58980 1000 2000 "clearline"]
+	Line[64000 2500 66000 4500 1000 2000 "clearline"]
+	Line[66000 4500 66000 13500 1000 2000 "clearline"]
+	Line[66000 13500 65500 14000 1000 2000 "clearline"]
+	Line[23500 32000 23500 18000 1000 2000 "clearline"]
+	Line[23500 18000 26500 15000 1000 2000 "clearline"]
+	Line[26500 15000 43000 15000 1000 2000 "clearline"]
+	Line[43000 15000 50000 8000 1000 2000 "clearline"]
+	Line[27500 26500 49500 26500 1000 2000 "clearline"]
+	Line[49500 26500 58500 17500 1000 2000 "clearline"]
+	Line[58500 17500 92500 17500 1000 2000 "clearline"]
+	Line[92500 17500 109500 34500 1000 2000 "clearline"]
+	Line[109500 34500 109500 63500 1000 2000 "clearline"]
+	Line[109500 63500 104000 69000 1000 2000 "clearline"]
+	Line[29000 31000 50500 31000 1000 2000 "clearline"]
+	Line[50500 31000 50500 30500 1000 2000 "clearline"]
+	Line[50500 30500 61500 19500 1000 2000 "clearline"]
+	Line[61500 19500 88000 19500 1000 2000 "clearline"]
+	Line[88000 19500 96000 27500 1000 2000 "clearline"]
+	Line[66000 35957 66000 23000 1000 2000 "clearline"]
+	Line[66000 23000 65500 22500 1000 2000 "clearline"]
+	Line[67500 50500 58500 50500 1000 2000 "clearline"]
+	Line[58500 50500 55000 47000 1000 2000 "clearline"]
+	Line[50500 52500 50500 51500 1000 2000 "clearline"]
+	Line[50500 51500 55000 47000 1000 2000 "clearline"]
+	Line[42000 52500 50500 52500 1000 2000 "clearline"]
+	Line[50500 52500 51000 53000 1000 2000 "clearline"]
+	Line[74500 44043 74500 48000 1000 2000 "clearline"]
+	Line[74500 48000 72000 50500 1000 2000 "clearline"]
+	Line[72000 50500 72000 70500 1000 2000 "clearline"]
+	Line[72000 70500 85500 84000 1000 2000 "clearline"]
+	Line[85500 84000 99000 84000 1000 2000 "clearline"]
+	Line[99000 84000 104000 79000 1000 2000 "clearline"]
+	Line[83000 76000 83000 45457 1000 2000 "clearline"]
+	Line[81543 44000 83000 45457 1000 2000 "clearline"]
+	Line[77500 58980 77500 53500 1000 2000 "clearline"]
+	Line[87500 84000 87500 58980 1000 2000 "clearline"]
+	Line[26500 48500 26500 56500 1000 2000 "clearline"]
+	Line[26500 56500 16000 67000 1000 2000 "clearline"]
+	Line[16000 67000 16000 70500 1000 2000 "clearline"]
+	Line[16000 70500 13000 73500 1000 2000 "clearline"]
+	Line[54500 37000 28500 37000 1000 2000 "clearline"]
+	Line[28500 37000 23500 32000 1000 2000 "clearline"]
+	Line[101957 36957 62543 36957 1000 2000 "clearline"]
+	Line[62543 36957 62500 37000 1000 2000 "clearline"]
+	Line[62500 37000 62500 41000 1000 2000 "clearline"]
+	Line[62500 41000 59000 44500 1000 2000 "clearline"]
+	Line[55000 47000 55000 42500 1000 2000 "clearline"]
+	Line[55000 42500 59000 38500 1000 2000 "clearline"]
+	Line[59000 38500 59000 29000 1000 2000 "clearline"]
+	Line[59000 29000 61500 26500 1000 2000 "clearline"]
+	Line[62000 67000 50500 67000 1000 2000 "clearline"]
+	Line[50500 67000 48000 64500 1000 2000 "clearline"]
+)
+Layer(2 "ground")
+(
+)
+Layer(3 "signal2")
+(
+)
+Layer(4 "signal3")
+(
+)
+Layer(5 "power")
+(
+)
+Layer(6 "bottom")
+(
+	Line[66000 160500 66000 156500 4000 2000 "clearline"]
+	Line[66000 156500 82500 140000 4000 2000 "clearline"]
+	Line[82500 140000 82500 136000 4000 2000 "clearline"]
+	Line[82500 136000 93000 125500 4000 2000 "clearline"]
+	Line[70700 134500 52543 134500 4000 2000 "clearline"]
+	Line[52543 134500 52000 135043 4000 2000 "clearline"]
+	Line[52000 135043 50457 135043 4000 2000 "clearline"]
+	Line[50457 135043 18500 167000 4000 2000 "clearline"]
+	Line[70700 106500 60043 106500 4000 2000 "clearline"]
+	Line[60043 106500 60043 113957 4000 2000 "clearline"]
+	Line[60043 113957 57500 116500 4000 2000 "clearline"]
+	Line[57500 116500 49315 116500 4000 2000 "clearline"]
+	Line[49315 116500 18500 147315 4000 2000 "clearline"]
+	Line[70700 88500 62200 88500 1000 2000 "clearline"]
+	Line[62200 88500 61500 87800 1000 2000 "clearline"]
+	Line[51500 87800 51500 105043 1000 2000 "clearline"]
+	Line[51500 105043 52957 106500 1000 2000 "clearline"]
+	Line[60000 8000 90449 8000 1000 2000 "clearline"]
+	Line[90449 8000 92500 10051 1000 2000 "clearline"]
+	Line[20000 8000 11000 8000 1000 2000 "clearline"]
+	Line[11000 8000 7500 11500 1000 2000 "clearline"]
+	Line[7500 11500 7500 39000 1000 2000 "clearline"]
+	Line[42059 20386 42059 10059 1000 2000 "clearline"]
+	Line[42059 10059 40000 8000 1000 2000 "clearline"]
+	Line[30000 8000 30000 6500 1000 2000 "clearline"]
+	Line[30000 6500 33500 3000 1000 2000 "clearline"]
+	Line[33500 3000 43000 3000 1000 2000 "clearline"]
+	Line[43000 3000 45000 5000 1000 2000 "clearline"]
+	Line[45000 5000 45000 13500 1000 2000 "clearline"]
+	Line[45000 13500 44500 14000 1000 2000 "clearline"]
+	Line[44500 14000 44500 20268 1000 2000 "clearline"]
+	Line[44500 20268 44618 20386 1000 2000 "clearline"]
+	Line[47177 20386 52114 20386 1000 2000 "clearline"]
+	Line[52114 20386 60000 12500 1000 2000 "clearline"]
+	Line[60000 12500 60000 8000 1000 2000 "clearline"]
+	Line[31823 20386 25429 20386 1000 2000 "clearline"]
+	Line[25429 20386 25043 20000 1000 2000 "clearline"]
+	Line[28957 54000 28957 61157 1000 2000 "clearline"]
+	Line[28957 61157 30000 62200 1000 2000 "clearline"]
+	Line[67500 123000 67500 119700 1000 2000 "clearline"]
+	Line[52000 127957 58957 127957 1000 2000 "clearline"]
+	Line[58957 127957 59000 128000 1000 2000 "clearline"]
+	Line[30000 87800 30000 97500 1000 2000 "clearline"]
+	Line[30000 97500 45000 112500 1000 2000 "clearline"]
+	Line[40500 80000 40500 87300 1000 2000 "clearline"]
+	Line[40500 87300 40000 87800 1000 2000 "clearline"]
+	Line[67500 119700 70700 116500 1000 2000 "clearline"]
+	Line[93000 97500 93000 125500 4000 2000 "clearline"]
+	Line[47177 43614 58114 43614 1000 2000 "clearline"]
+	Line[58114 43614 59000 44500 1000 2000 "clearline"]
+	Line[71000 80500 79000 80500 1000 2000 "clearline"]
+	Line[40000 62200 40000 59500 1000 2000 "clearline"]
+	Line[40000 59500 43000 56500 1000 2000 "clearline"]
+	Line[43000 56500 55800 56500 1000 2000 "clearline"]
+	Line[55800 56500 61500 62200 1000 2000 "clearline"]
+	Line[51000 56500 51000 53000 1000 2000 "clearline"]
+	Line[7500 59000 7500 57500 1000 2000 "clearline"]
+	Line[7500 57500 12500 52500 1000 2000 "clearline"]
+	Line[36500 13000 37000 13500 1000 2000 "clearline"]
+	Line[37000 13500 37000 20327 1000 2000 "clearline"]
+	Line[37000 20327 36941 20386 1000 2000 "clearline"]
+	Line[7500 69000 8000 69000 1000 2000 "clearline"]
+	Line[8000 69000 14500 62500 1000 2000 "clearline"]
+	Line[36500 13000 13000 13000 1000 2000 "clearline"]
+	Line[13000 13000 11000 15000 1000 2000 "clearline"]
+	Line[11000 15000 11000 32000 1000 2000 "clearline"]
+	Line[11000 32000 12500 33500 1000 2000 "clearline"]
+	Line[12500 33500 12500 52500 1000 2000 "clearline"]
+	Line[14500 62500 14500 32500 1000 2000 "clearline"]
+	Line[14500 32500 13000 31000 1000 2000 "clearline"]
+	Line[13000 31000 13000 16000 1000 2000 "clearline"]
+	Line[13000 16000 14000 15000 1000 2000 "clearline"]
+	Line[14000 15000 33500 15000 1000 2000 "clearline"]
+	Line[33500 15000 34500 16000 1000 2000 "clearline"]
+	Line[34500 16000 34500 20268 1000 2000 "clearline"]
+	Line[34500 20268 34382 20386 1000 2000 "clearline"]
+	Line[92500 43949 92500 34000 1000 2000 "clearline"]
+	Line[92500 34000 88500 30000 1000 2000 "clearline"]
+	Line[88500 30000 39000 30000 1000 2000 "clearline"]
+	Line[31823 43614 31823 37177 1000 2000 "clearline"]
+	Line[31823 37177 39000 30000 1000 2000 "clearline"]
+	Line[34382 43614 34382 37618 1000 2000 "clearline"]
+	Line[34382 37618 40000 32000 1000 2000 "clearline"]
+	Line[40000 32000 80500 32000 1000 2000 "clearline"]
+	Line[80500 32000 82500 34000 1000 2000 "clearline"]
+	Line[82500 34000 82500 43949 1000 2000 "clearline"]
+	Line[36941 43614 36941 38059 1000 2000 "clearline"]
+	Line[36941 38059 41000 34000 1000 2000 "clearline"]
+	Line[41000 34000 70500 34000 1000 2000 "clearline"]
+	Line[70500 34000 72500 36000 1000 2000 "clearline"]
+	Line[72500 36000 72500 43949 1000 2000 "clearline"]
+	Line[44618 43614 44618 48618 1000 2000 "clearline"]
+	Line[44618 48618 45500 49500 1000 2000 "clearline"]
+	Line[45500 49500 54500 49500 1000 2000 "clearline"]
+	Line[54500 49500 62000 57000 1000 2000 "clearline"]
+	Line[39500 43614 39500 38500 1000 2000 "clearline"]
+	Line[39500 38500 42000 36000 1000 2000 "clearline"]
+	Line[42059 43614 42059 39941 1000 2000 "clearline"]
+	Line[42059 39941 43500 38500 1000 2000 "clearline"]
+	Line[43500 38500 51500 38500 1000 2000 "clearline"]
+	Line[51500 38500 54000 41000 1000 2000 "clearline"]
+	Line[54000 41000 61000 41000 1000 2000 "clearline"]
+	Line[61000 41000 63500 43500 1000 2000 "clearline"]
+	Line[63500 43500 63500 50500 1000 2000 "clearline"]
+	Line[63500 50500 66500 53500 1000 2000 "clearline"]
+	Line[17957 20000 17957 65957 1000 2000 "clearline"]
+	Line[17957 65957 19500 67500 1000 2000 "clearline"]
+	Line[19500 67500 46200 67500 1000 2000 "clearline"]
+	Line[46200 67500 51500 62200 1000 2000 "clearline"]
+	Line[39500 20386 39500 26500 1000 2000 "clearline"]
+	Line[39500 26500 28500 37500 1000 2000 "clearline"]
+	Line[28500 37500 28500 47500 1000 2000 "clearline"]
+	Line[28500 47500 30000 49000 1000 2000 "clearline"]
+	Line[30000 49000 35000 49000 1000 2000 "clearline"]
+	Line[35000 49000 36000 50000 1000 2000 "clearline"]
+	Line[36000 50000 36000 53957 1000 2000 "clearline"]
+	Line[36000 53957 36043 54000 1000 2000 "clearline"]
+	Line[34382 20386 34382 24118 1000 2000 "clearline"]
+	Line[34382 24118 33000 25500 1000 2000 "clearline"]
+	Line[33000 25500 28500 25500 1000 2000 "clearline"]
+	Line[28500 25500 27500 26500 1000 2000 "clearline"]
+	Line[29000 31000 31000 31000 1000 2000 "clearline"]
+	Line[31000 31000 37000 25000 1000 2000 "clearline"]
+	Line[37000 25000 37000 20445 1000 2000 "clearline"]
+	Line[37000 20445 36941 20386 1000 2000 "clearline"]
+	Line[96000 27500 102500 27500 1000 2000 "clearline"]
+	Line[102500 27500 109500 34500 1000 2000 "clearline"]
+	Line[109500 34500 109500 53500 1000 2000 "clearline"]
+	Line[109500 53500 104000 59000 1000 2000 "clearline"]
+	Line[65500 22500 65500 14000 1000 2000 "clearline"]
+	Line[83000 76000 83000 76500 1000 2000 "clearline"]
+	Line[83000 76500 79000 80500 1000 2000 "clearline"]
+	Line[66500 53500 77500 53500 1000 2000 "clearline"]
+	Line[104000 49000 98500 49000 1000 2000 "clearline"]
+	Line[98500 49000 94500 53000 1000 2000 "clearline"]
+	Line[94500 53000 94500 59500 1000 2000 "clearline"]
+	Line[94500 59500 88000 66000 1000 2000 "clearline"]
+	Line[88000 66000 80500 66000 1000 2000 "clearline"]
+	Line[80500 66000 65000 81500 1000 2000 "clearline"]
+	Line[65000 81500 60000 81500 1000 2000 "clearline"]
+	Line[60000 81500 52000 73500 1000 2000 "clearline"]
+	Line[13000 73500 52000 73500 1000 2000 "clearline"]
+	Line[61500 26500 58114 26500 1000 2000 "clearline"]
+	Line[58114 26500 52000 20386 1000 2000 "clearline"]
+	Line[42000 36000 53500 36000 1000 2000 "clearline"]
+	Line[53500 36000 54500 37000 1000 2000 "clearline"]
+	Line[65500 76000 65500 70500 1000 2000 "clearline"]
+	Line[65500 70500 62000 67000 1000 2000 "clearline"]
+)
+Layer(7 "outline")
+(
+	Line[0 0 112000 0 1000 2000 "clearline"]
+	Line[112000 0 112000 179000 1000 2000 "clearline"]
+	Line[112000 179000 0 179000 1000 2000 "clearline"]
+	Line[0 179000 0 0 1000 2000 "clearline"]
+)
+Layer(8 "spare")
+(
+)
+Layer(9 "silk")
+(
+	Text[14000 111500 0 100 "Dr" "clearline,onsolder"]
+	Text[28000 107500 0 100 "erzinia" "clearline,onsolder"]
+	Text[2000 85000 1 100 "Dimmer + 3 Way Switch Module" "clearline,onsolder"]
+	Text[2500 169000 1 100 "r1" "clearline,onsolder"]
+	Polygon("clearpoly")
+	(
+		[18586 120567] [18488 120544] [18420 120489] [18452 120352] [18564 119990] 
+		[18747 119426] [18992 118686] [19476 118895] [19362 119266] [19425 119396] 
+		[19583 119494] [19787 119555] [19987 119576] [20195 119515] [20751 119344] 
+		[21603 119079] [22703 118735] [24001 118328] [25448 117873] [26994 117386] 
+		[28590 116883] [30185 116379] [31732 115889] [33181 115429] [34481 115015] 
+		[35583 114662] [36439 114385] [36998 114201] [37212 114124] [37344 113949] 
+		[37373 113764] [37300 113573] [37128 113385] [36973 113315] [36695 113191] 
+		[36336 113032] [35934 112857] [35530 112686] [35164 112539] [34875 112433] 
+		[34704 112389] [34348 112376] [34051 112368] [33679 112422] [33097 112596] 
+		[32639 112749] [32239 112875] [31939 112961] [31784 112992] [31609 112891] 
+		[31417 112562] [31192 112173] [30920 111884] [30589 111682] [30183 111557] 
+		[29751 111450] [29401 111335] [29139 111198] [28919 111039] [28732 110861] 
+		[28303 111327] [27989 111638] [27729 111811] [27490 111860] [27237 111802] 
+		[26975 111706] [26757 111646] [26575 111626] [26419 111649] [26281 111716] 
+		[26153 111832] [26025 111997] [25889 112215] [25745 112427] [25526 112709] 
+		[25261 113025] [24979 113338] [24628 113732] [24353 114093] [24114 114476] 
+		[23873 114937] [23562 115527] [23317 115901] [23128 116068] [22987 116041] 
+		[22945 115936] [22899 115719] [22856 115422] [22821 115077] [22723 114359] 
+		[22561 113821] [22321 113433] [21992 113169] [21794 113051] [21662 112996] 
+		[21561 113045] [21460 113238] [21327 113616] [21128 114221] [20831 115093] 
+		[20405 116273] [19976 117441] [19673 118301] [19476 118895] [18992 118686] 
+		[19292 117795] [19638 116777] [20021 115656] [20435 114458] [22500 108500] 
+		[20688 102302] [21439 102168] [21454 102436] [21581 102992] [21811 103808] 
+		[22130 104855] [22284 104341] [22427 104004] [22546 103738] [22630 103443] 
+		[22598 103087] [22444 102729] [22265 102379] [22157 102049] [22053 102046] 
+		[21821 102051] [21577 102085] [21439 102168] [20688 102302] [20406 102338] 
+		[20193 102377] [19987 102395] [19808 102333] [19677 102131] [19663 101892] 
+		[19777 101739] [19959 101645] [20146 101585] [21052 101384] [21947 101154] 
+		[21899 101021] [21856 100913] [21824 100816] [21808 100719] [21813 100610] 
+		[21845 100475] [21910 100304] [22014 100083] [22343 99202] [22451 98481] 
+		[22440 97945] [22414 97619] [22371 97604] [22247 97668] [22062 97199] 
+		[22202 97109] [22361 96953] [22434 96848] [22511 96692] [22603 96455] 
+		[22722 96106] [22930 95585] [23066 95075] [23074 94624] [23006 94270] 
+		[22825 93909] [22496 93440] [22366 93250] [22244 93043] [22142 92846] 
+		[22077 92682] [21946 92321] [21792 92017] [21584 91726] [21296 91401] 
+		[21045 91132] [20868 90937] [20733 90797] [20609 90691] [20467 90596] 
+		[20276 90494] [20005 90362] [19624 90179] [19213 90005] [18937 89925] 
+		[18765 89901] [18666 89895] [18608 89865] [18559 89775] [18488 89585] 
+		[18363 89255] [17725 87953] [16853 86760] [16630 86507] [16435 86299] 
+		[16290 86158] [16215 86106] [16168 86132] [16113 86228] [16066 86426] 
+		[16047 86755] [16027 87389] [15967 87812] [15864 88033] [15716 88057] 
+		[15361 87950] [15090 87893] [14886 87890] [14730 87939] [14603 88045] 
+		[14487 88207] [14365 88426] [14217 88705] [14332 88818] [14595 89099] 
+		[14983 89525] [15476 90071] [16053 90715] [16692 91431] [17372 92196] 
+		[18072 92986] [18772 93776] [19449 94543] [20083 95263] [20652 95911] 
+		[21135 96464] [21512 96898] [21762 97189] [21862 97311] [21947 97256] 
+		[22062 97199] [22247 97668] [22056 97802] [21808 98002] [21564 98200] 
+		[21349 98362] [21185 98472] [21097 98512] [20989 98482] [20933 98399] 
+		[20931 98275] [20987 98124] [21047 97925] [20925 97734] [20761 97547] 
+		[20472 97211] [20074 96746] [19585 96175] [19024 95517] [18407 94793] 
+		[17753 94025] [17078 93234] [16403 92440] [15742 91664] [15115 90927] 
+		[14540 90251] [14033 89656] [13613 89163] [13297 88793] [13105 88567] 
+		[12726 88135] [12282 87641] [11830 87147] [11422 86713] [10587 85756] 
+		[10040 84914] [9741 84112] [9651 83273] [9758 82535] [10059 81912] 
+		[10528 81441] [11141 81156] [11801 81089] [12499 81222] [13224 81552] 
+		[13962 82072] [14193 82290] [14532 82640] [14932 83074] [15349 83543] 
+		[15808 84065] [16321 84637] [16826 85193] [17261 85661] [17640 86071] 
+		[17975 86452] [18301 86837] [18650 87259] [19056 87749] [19551 88342] 
+		[20168 89069] [20940 89963] [22232 91443] [23238 92588] [23983 93428] 
+		[24495 93991] [24708 94214] [24843 94320] [24945 94331] [25060 94270] 
+		[25231 94194] [25349 94242] [25432 94382] [25401 94552] [25244 94780] 
+		[24946 95096] [24668 95381] [24512 95591] [24433 95804] [24388 96098] 
+		[24327 97087] [24390 97942] [24580 98676] [24899 99304] [25070 99559] 
+		[25207 99754] [25320 99893] [25416 99986] [25505 100037] [25596 100056] 
+		[25698 100047] [25818 100018] [26108 99975] [26334 100064] [26508 100266] 
+		[26501 100488] [26329 100690] [26011 100830] [25848 100886] [25781 100939] 
+		[25862 101256] [26073 101999] [26373 103024] [26719 104188] [27068 105348] 
+		[27377 106361] [27603 107084] [27704 107371] [27828 107448] [28158 107638] 
+		[28669 107929] [29340 108308] [30149 108763] [31073 109281] [32089 109849] 
+		[33175 110455] [34264 111064] [35287 111638] [36224 112166] [37049 112634] 
+		[37741 113030] [38276 113339] [38632 113550] [38785 113648] [38934 113815] 
+		[38998 113958] [38946 114068] [38748 114204] [38339 114387] [37654 114640] 
+		[36630 114986] [35201 115448] [33303 116048] [30873 116809] [28686 117491] 
+		[26526 118160] [24472 118794] [22603 119367] [21001 119856] [19744 120235] 
+		[18912 120480] 
+	)
+	Polygon("clearpoly")
+	(
+		[22378 117471] [22310 117396] [22236 117304] [22178 117184] [22154 117023] 
+		[22169 116916] [22210 116787] [22267 116650] [22335 116517] [22404 116401] 
+		[22467 116315] [22517 116271] [22546 116283] [22594 116462] [22677 116769] 
+		[22786 117096] [22915 117339] [23055 117541] [23086 117665] [23031 117724] 
+		[22918 117730] [22771 117695] [22614 117632] [22475 117554] 
+	)
+)
+Layer(10 "silk")
+(
+	Text[10500 100000 0 100 "OSHW" "clearline"]
+	Polygon("pin,via")
+	(
+		[16265 87479] [16184 87550] [16156 87695] [16130 87831] [15886 89155] 
+		[15804 89247] [15740 89269] [14790 89659] [14784 89665] [14730 89687] 
+		[14605 89676] [13504 88922] [13390 88840] [13265 88754] [13156 88765] 
+		[13054 88873] [12951 88970] [12029 89893] [12018 90001] [12104 90126] 
+		[12186 90245] [12923 91319] [12929 91438] [12908 91504] [12665 91986] 
+		[12479 92497] [12456 92551] [12359 92633] [11095 92866] [10959 92893] 
+		[10808 92920] [10743 93001] [10743 94602] [10808 94688] [10959 94711] 
+		[11095 94737] [12327 94965] [12413 95047] [12430 95090] [12619 95655] 
+		[12875 96191] [12886 96230] [12880 96348] [12180 97363] [12104 97477] 
+		[12018 97602] [12029 97711] [12131 97819] [12234 97916] [13156 98838] 
+		[13265 98849] [13390 98763] [13504 98687] [14497 98009] [14616 98004] 
+		[14822 98118] [14947 98183] [15159 98291] [15251 98258] [15338 98036] 
+		[15393 97911] [16255 95827] [16309 95698] [16369 95551] [16336 95448] 
+		[16201 95366] [16113 95302] [15779 95024] [15522 94675] [15358 94266] 
+		[15300 93815] [15438 93126] [15818 92562] [16380 92181] [17069 92041] 
+		[17756 92181] [18316 92562] [18694 93126] [18831 93815] [18773 94266] 
+		[18609 94675] [18354 95024] [18018 95302] [17931 95366] [17795 95448] 
+		[17763 95551] [17823 95698] [17877 95827] [18740 97911] [18794 98036] 
+		[18886 98258] [18920 98297] [18973 98291] [19184 98183] [19309 98118] 
+		[19515 98004] [19634 98009] [20627 98687] [20741 98763] [20866 98849] 
+		[20975 98838] [21897 97916] [22000 97819] [22104 97711] [22113 97602] 
+		[22027 97477] [21951 97363] [21251 96348] [21245 96230] [21256 96202] 
+		[21262 96191] [21515 95659] [21702 95095] [21702 95084] [21718 95047] 
+		[21811 94965] [23036 94737] [23177 94711] [23325 94683] [23388 94602] 
+		[23388 93001] [23325 92920] [23177 92893] [23036 92866] [21772 92633] 
+		[21680 92551] [21652 92497] [21468 91986] [21230 91504] [21202 91438] 
+		[21208 91319] [21951 90245] [22027 90126] [22113 90001] [22104 89893] 
+		[21181 88970] [21077 88873] [20975 88765] [20866 88754] [20741 88840] 
+		[20627 88922] [19526 89676] [19401 89687] [19347 89665] [19347 89659] 
+		[18393 89269] [18327 89247] [18245 89155] [18001 87831] [17975 87695] 
+		[17947 87550] [17866 87479] [16265 87479] 
+	)
+)
+NetList()
+(
+	Net("+3.3V" "(unknown)")
+	(
+		Connect("C1-2")
+		Connect("IN-1")
+		Connect("OUT-1")
+		Connect("PROGPIC-1")
+		Connect("U1-1")
+	)
+	Net("DetectLV1" "(unknown)")
+	(
+		Connect("U1-2")
+		Connect("U7-8")
+	)
+	Net("DetectLV2" "(unknown)")
+	(
+		Connect("U1-3")
+		Connect("U7-6")
+	)
+	Net("GND" "(unknown)")
+	(
+		Connect("C1-1")
+		Connect("IN-5")
+		Connect("OUT-5")
+		Connect("PROGPIC-5")
+		Connect("R8-1")
+		Connect("R11-1")
+		Connect("SWITCH-2")
+		Connect("U1-14")
+		Connect("U3-2")
+		Connect("U4-2")
+		Connect("U5-4")
+		Connect("U6-4")
+		Connect("U7-5")
+		Connect("U7-7")
+		Connect("U8-1")
+		Connect("U8-2")
+		Connect("U8-3")
+	)
+	Net("Hot1In" "(unknown)")
+	(
+		Connect("ACIN-1")
+		Connect("R2-2")
+		Connect("SCR1-1")
+		Connect("U5-1")
+	)
+	Net("Hot2In" "(unknown)")
+	(
+		Connect("ACIN-2")
+		Connect("R4-2")
+		Connect("SCR2-1")
+		Connect("U6-1")
+	)
+	Net("HotOut" "(unknown)")
+	(
+		Connect("ACCTL-1")
+		Connect("SCR1-4")
+		Connect("SCR2-4")
+	)
+	Net("Neutral" "(unknown)")
+	(
+		Connect("ACCTL-2")
+		Connect("ACIN-3")
+		Connect("U5-2")
+		Connect("U6-2")
+	)
+	Net("SCL" "(unknown)")
+	(
+		Connect("IN-3")
+		Connect("OUT-3")
+		Connect("U1-10")
+	)
+	Net("SCR1Cntl" "(unknown)")
+	(
+		Connect("R1-2")
+		Connect("U1-11")
+	)
+	Net("SCR2Cntl" "(unknown)")
+	(
+		Connect("R3-2")
+		Connect("U1-8")
+	)
+	Net("SDA" "(unknown)")
+	(
+		Connect("IN-4")
+		Connect("OUT-4")
+		Connect("U1-9")
+	)
+	Net("Switch" "(unknown)")
+	(
+		Connect("SWITCH-1")
+	)
+	Net("unnamed_net1" "(unknown)")
+	(
+		Connect("R2-1")
+		Connect("U3-4")
+	)
+	Net("unnamed_net2" "(unknown)")
+	(
+		Connect("SCR1-3")
+		Connect("U3-3")
+	)
+	Net("unnamed_net3" "(unknown)")
+	(
+		Connect("R1-1")
+		Connect("U3-1")
+	)
+	Net("unnamed_net4" "(unknown)")
+	(
+		Connect("U1-7")
+		Connect("U8-4")
+	)
+	Net("unnamed_net5" "(unknown)")
+	(
+		Connect("U1-6")
+		Connect("U8-5")
+	)
+	Net("unnamed_net6" "(unknown)")
+	(
+		Connect("U1-5")
+		Connect("U8-6")
+	)
+	Net("unnamed_net7" "(unknown)")
+	(
+		Connect("PROGPIC-4")
+		Connect("U1-4")
+	)
+	Net("unnamed_net8" "(unknown)")
+	(
+		Connect("PROGPIC-2")
+		Connect("U1-13")
+	)
+	Net("unnamed_net9" "(unknown)")
+	(
+		Connect("PROGPIC-3")
+		Connect("U1-12")
+	)
+	Net("unnamed_net10" "(unknown)")
+	(
+		Connect("IN-2")
+		Connect("J1-1")
+	)
+	Net("unnamed_net11" "(unknown)")
+	(
+		Connect("J1-2")
+		Connect("OUT-2")
+	)
+	Net("unnamed_net12" "(unknown)")
+	(
+		Connect("R4-1")
+		Connect("U4-4")
+	)
+	Net("unnamed_net13" "(unknown)")
+	(
+		Connect("SCR2-3")
+		Connect("U4-3")
+	)
+	Net("unnamed_net14" "(unknown)")
+	(
+		Connect("R3-1")
+		Connect("U4-1")
+	)
+	Net("unnamed_net15" "(unknown)")
+	(
+		Connect("U5-3")
+		Connect("U7-1")
+	)
+	Net("unnamed_net16" "(unknown)")
+	(
+		Connect("R8-2")
+		Connect("U7-2")
+	)
+	Net("unnamed_net17" "(unknown)")
+	(
+		Connect("U6-3")
+		Connect("U7-3")
+	)
+	Net("unnamed_net18" "(unknown)")
+	(
+		Connect("R11-2")
+		Connect("U7-4")
+	)
+)
+

--- /dev/null
+++ b/schem/Boards/Modules/Dimmer_3Way_Module/Dimmer_3Way_Module.sch
@@ -1,1 +1,617 @@
+v 20130925 2
+C 37100 54700 1 0 0 FODM3053V.sym
+{
+T 37895 55800 5 10 1 1 0 0 1
+device=FODM3053V
+T 37495 55800 5 10 1 1 0 0 1
+refdes=U3
+T 37495 54700 5 10 1 1 0 0 1
+footprint=MFP4
+}
+C 39500 55400 1 0 0 resistor-1.sym
+{
+T 39800 55800 5 10 0 0 0 0 1
+device=RESISTOR
+T 39400 55600 5 10 1 1 0 0 1
+refdes=R2
+T 39700 55700 5 10 1 1 0 0 1
+footprint=0805
+}
+N 39300 55500 39500 55500 4
+N 40600 55300 40600 56100 4
+N 40600 55500 40400 55500 4
+N 40200 54600 39800 54600 4
+N 39800 54600 39800 55100 4
+N 39800 55100 39300 55100 4
+C 36800 54600 1 0 0 gnd-1.sym
+N 36900 55100 37100 55100 4
+C 44600 49500 1 0 1 connector2-2.sym
+{
+T 43900 50800 5 10 1 1 0 0 1
+refdes=SWITCH
+T 44300 50750 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 43900 49250 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 40600 54200 40700 54200 4
+{
+T 41000 54100 5 10 1 1 0 0 1
+netname=HotOut
+}
+N 40600 54200 40600 54400 4
+N 40400 56100 40600 56100 4
+{
+T 40100 56000 5 10 1 1 0 6 1
+netname=Hot1In
+}
+C 45000 49800 1 90 0 gnd-1.sym
+N 44700 49900 44600 49900 4
+N 35800 55500 36000 55500 4
+{
+T 35500 55400 5 10 1 1 0 6 1
+netname=SCR1Cntl
+}
+N 36900 54900 36900 55100 4
+C 36900 55400 1 0 1 resistor-1.sym
+{
+T 36600 55800 5 10 0 0 0 6 1
+device=RESISTOR
+T 36200 55600 5 10 1 1 0 6 1
+refdes=R1
+T 36300 55700 5 10 1 1 0 0 1
+footprint=0805
+T 36800 55600 5 10 1 1 0 0 1
+value=220
+}
+N 36900 55500 37100 55500 4
+N 42900 51300 42800 51300 4
+{
+T 43200 51200 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 42900 51300 1 270 1 busripper-2.sym
+{
+T 43300 51300 5 8 0 0 90 2 1
+device=none
+}
+N 42900 52100 42800 52100 4
+{
+T 43200 52000 5 10 1 1 0 0 1
+netname=Hot1In
+}
+C 42900 52100 1 270 1 busripper-2.sym
+{
+T 43300 52100 5 8 0 0 90 2 1
+device=none
+}
+C 40400 56100 1 90 0 busripper-2.sym
+{
+T 40000 56100 5 8 0 0 90 0 1
+device=none
+}
+C 44600 51300 1 0 1 connector2-2.sym
+{
+T 44300 52550 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 43900 52600 5 10 1 1 0 0 1
+refdes=ACCTL
+T 43900 51050 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 44700 51700 44600 51700 4
+{
+T 45000 51600 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 44700 51700 1 270 1 busripper-2.sym
+{
+T 45100 51700 5 8 0 0 90 2 1
+device=none
+}
+N 44700 52100 44600 52100 4
+{
+T 45000 52000 5 10 1 1 0 0 1
+netname=HotOut
+}
+C 44700 52100 1 270 1 busripper-2.sym
+{
+T 45100 52100 5 8 0 0 90 2 1
+device=none
+}
+C 40700 54200 1 270 1 busripper-2.sym
+{
+T 41100 54200 5 8 0 0 90 2 1
+device=none
+}
+C 35800 55500 1 90 0 busripper-2.sym
+{
+T 35400 55500 5 8 0 0 90 0 1
+device=none
+}
+N 44700 50300 44600 50300 4
+{
+T 45000 50200 5 10 1 1 0 0 1
+netname=Switch
+}
+C 44700 50300 1 270 1 busripper-2.sym
+{
+T 45100 50300 5 8 0 0 90 2 1
+device=none
+}
+B 34500 51700 7200 4700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 34600 51800 9 10 1 0 0 0 1
+AC Control
+T 41800 49100 9 10 1 0 0 0 1
+Connectors
+B 34500 46800 7200 4900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 34600 46900 9 10 1 0 0 0 1
+Controller
+B 41700 46800 7800 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 44500 48400 9 24 1 0 0 0 1
+AC Control
+T 44600 48000 9 10 1 0 0 0 1
+Dimmer + 3Way Module
+T 41900 46900 9 10 1 0 0 0 1
+Revision 1
+T 49300 46900 9 10 1 0 0 6 1
+Dr. Yerzinia
+B 41700 53200 7800 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 41800 53300 9 10 1 0 0 0 1
+Optoisolator Zero Crossing Detection
+C 35000 47800 1 0 0 DIP3.sym
+{
+T 36400 48875 5 8 0 0 0 0 1
+device=SWITCH_DIP4
+T 35300 49050 5 10 1 1 0 0 1
+refdes=U8
+T 35300 47600 5 10 1 1 0 0 1
+footprint=CT2193LPST_3
+}
+C 36500 47600 1 0 0 PIC16LF1704_SO.sym
+{
+T 36900 50800 5 10 1 1 0 0 1
+device=PIC16LF1703
+T 38700 50800 5 10 1 1 0 0 1
+refdes=U1
+T 36900 47600 5 10 1 1 0 0 1
+footprint=TSSOP14
+}
+C 39400 48800 1 270 1 busripper-2.sym
+{
+T 39800 48800 5 8 0 0 90 2 1
+device=none
+}
+C 39400 48400 1 270 1 busripper-2.sym
+{
+T 39800 48400 5 8 0 0 90 2 1
+device=none
+}
+N 39300 48400 39400 48400 4
+{
+T 39700 48300 5 10 1 1 0 0 1
+netname=SDA
+}
+N 39300 48800 39400 48800 4
+{
+T 39700 48700 5 10 1 1 0 0 1
+netname=SCL
+}
+C 36000 50600 1 0 0 3.3V-plus-1.sym
+N 35900 50400 36500 50400 4
+N 36200 50400 36200 50600 4
+C 39900 50300 1 90 0 gnd-1.sym
+N 39600 50400 39300 50400 4
+C 40700 48400 1 0 0 connector5-2.sym
+{
+T 41000 50850 5 10 0 0 0 0 1
+device=CONNECTOR_5
+T 41400 48150 5 10 1 1 0 6 1
+footprint=GSIP5
+T 41400 50900 5 10 1 1 0 6 1
+refdes=PROGPIC
+}
+C 40500 48400 1 0 0 gnd-1.sym
+C 40300 50500 1 0 0 3.3V-plus-1.sym
+N 40700 50400 40500 50400 4
+N 40700 50000 39300 50000 4
+N 39300 49600 40700 49600 4
+N 36500 49200 36200 49200 4
+N 36200 49200 36200 49400 4
+N 36200 49400 40600 49400 4
+N 40600 49400 40600 49200 4
+N 40600 49200 40700 49200 4
+C 35000 50200 1 0 0 capacitor-1.sym
+{
+T 35200 50900 5 10 0 0 0 0 1
+device=CAPACITOR
+T 35200 51100 5 10 0 0 0 0 1
+symversion=0.1
+T 35000 50500 5 10 1 1 0 0 1
+refdes=C1
+T 35600 50200 5 10 1 1 0 0 1
+footprint=0805
+T 35600 50500 5 10 1 1 0 0 1
+value=100nF
+}
+C 34800 50000 1 0 0 gnd-1.sym
+N 34900 50400 35000 50400 4
+N 34900 50300 34900 50400 4
+C 34800 47800 1 0 0 gnd-1.sym
+N 34900 48100 34900 48800 4
+N 34900 48800 35000 48800 4
+N 35000 48500 34900 48500 4
+N 35000 48200 34900 48200 4
+N 36300 48800 36500 48800 4
+C 36400 50000 1 90 0 busripper-2.sym
+{
+T 36000 50000 5 8 0 0 90 0 1
+device=none
+}
+N 36500 50000 36400 50000 4
+{
+T 36100 49900 5 10 1 1 0 6 1
+netname=DetectLV1
+}
+C 46400 49700 1 0 1 connector5-2.sym
+{
+T 45700 52200 5 10 1 1 180 8 1
+refdes=IN
+T 46100 52150 5 10 0 0 180 2 1
+device=CONNECTOR_5
+T 45700 49550 5 10 1 1 180 8 1
+footprint=GSIP5
+}
+C 46900 50000 1 90 0 gnd-1.sym
+N 46600 50100 46400 50100 4
+C 46300 51800 1 0 0 3.3V-plus-1.sym
+N 46500 51800 46500 51700 4
+N 46500 51700 46400 51700 4
+C 46600 50900 1 270 1 busripper-2.sym
+{
+T 47000 50900 5 8 0 0 90 2 1
+device=none
+}
+C 46600 50500 1 270 1 busripper-2.sym
+{
+T 47000 50500 5 8 0 0 90 2 1
+device=none
+}
+N 46400 50500 46600 50500 4
+{
+T 46900 50400 5 10 1 1 0 0 1
+netname=SDA
+}
+N 46400 50900 46600 50900 4
+{
+T 46900 50800 5 10 1 1 0 0 1
+netname=SCL
+}
+C 48400 49700 1 0 0 connector5-2.sym
+{
+T 48700 52150 5 10 0 0 180 8 1
+device=CONNECTOR_5
+T 49100 49550 5 10 1 1 180 2 1
+footprint=GSIP5
+T 49100 52200 5 10 1 1 180 2 1
+refdes=OUT
+}
+C 47900 50000 1 270 1 gnd-1.sym
+N 48200 50100 48400 50100 4
+C 48400 51800 1 0 1 3.3V-plus-1.sym
+N 48200 51800 48200 51700 4
+N 48200 51700 48400 51700 4
+C 48200 50900 1 90 0 busripper-2.sym
+{
+T 47800 50900 5 8 0 0 90 0 1
+device=none
+}
+C 48200 50500 1 90 0 busripper-2.sym
+{
+T 47800 50500 5 8 0 0 90 0 1
+device=none
+}
+N 48400 50500 48200 50500 4
+{
+T 47900 50400 5 10 1 1 0 6 1
+netname=SDA
+}
+N 48400 50900 48200 50900 4
+{
+T 47900 50800 5 10 1 1 0 6 1
+netname=SCL
+}
+N 46400 51300 46800 51300 4
+C 42800 50900 1 0 1 connector3-2.sym
+{
+T 42100 52600 5 10 1 1 0 0 1
+refdes=ACIN
+T 42500 52550 5 10 0 0 0 6 1
+device=CONNECTOR_3
+T 42100 50650 5 10 1 1 0 0 1
+footprint=TERM_3_5MM
+}
+N 42900 51700 42800 51700 4
+{
+T 43200 51600 5 10 1 1 0 0 1
+netname=Hot2In
+}
+C 42900 51700 1 270 1 busripper-2.sym
+{
+T 43300 51700 5 8 0 0 90 2 1
+device=none
+}
+N 36300 48500 36400 48500 4
+N 36400 48500 36400 48400 4
+N 36400 48400 36500 48400 4
+N 36300 48200 36400 48200 4
+N 36400 48200 36400 48000 4
+N 36400 48000 36500 48000 4
+C 37100 52500 1 0 0 FODM3053V.sym
+{
+T 37895 53600 5 10 1 1 0 0 1
+device=FODM3053V
+T 37495 53600 5 10 1 1 0 0 1
+refdes=U4
+T 37495 52500 5 10 1 1 0 0 1
+footprint=MFP4
+}
+C 39500 53200 1 0 0 resistor-1.sym
+{
+T 39800 53600 5 10 0 0 0 0 1
+device=RESISTOR
+T 39400 53400 5 10 1 1 0 0 1
+refdes=R4
+T 39700 53500 5 10 1 1 0 0 1
+footprint=0805
+}
+N 39300 53300 39500 53300 4
+N 40600 53100 40600 53900 4
+N 40600 53300 40400 53300 4
+N 40200 52400 39800 52400 4
+N 39800 52400 39800 52900 4
+N 39800 52900 39300 52900 4
+C 36800 52400 1 0 0 gnd-1.sym
+N 36900 52900 37100 52900 4
+N 40600 52000 40700 52000 4
+{
+T 41000 51900 5 10 1 1 0 0 1
+netname=HotOut
+}
+N 40600 52000 40600 52200 4
+N 40400 53900 40600 53900 4
+{
+T 40100 53800 5 10 1 1 0 6 1
+netname=Hot2In
+}
+N 35800 53300 36000 53300 4
+{
+T 35500 53200 5 10 1 1 0 6 1
+netname=SCR2Cntl
+}
+N 36900 52700 36900 52900 4
+C 36900 53200 1 0 1 resistor-1.sym
+{
+T 36600 53600 5 10 0 0 0 6 1
+device=RESISTOR
+T 36200 53400 5 10 1 1 0 6 1
+refdes=R3
+T 36300 53500 5 10 1 1 0 0 1
+footprint=0805
+T 36800 53400 5 10 1 1 0 0 1
+value=220
+}
+N 36900 53300 37100 53300 4
+C 40400 53900 1 90 0 busripper-2.sym
+{
+T 40000 53900 5 8 0 0 90 0 1
+device=none
+}
+C 40700 52000 1 270 1 busripper-2.sym
+{
+T 41100 52000 5 8 0 0 90 2 1
+device=none
+}
+C 35800 53300 1 90 0 busripper-2.sym
+{
+T 35400 53300 5 8 0 0 90 0 1
+device=none
+}
+C 46100 53400 1 0 0 CPC1302.sym
+{
+T 46500 55300 5 10 1 1 0 0 1
+refdes=U7
+T 46700 54000 5 10 1 1 0 0 1
+device=CPC1302
+T 47700 55300 5 10 1 1 0 6 1
+footprint=CPC1302
+}
+C 45100 54500 1 0 0 resistor-1.sym
+{
+T 45400 54900 5 10 0 0 0 0 1
+device=RESISTOR
+T 45000 54700 5 10 1 1 0 0 1
+refdes=R8
+T 45300 54800 5 10 1 1 0 0 1
+footprint=0805
+}
+C 45100 53700 1 0 0 resistor-1.sym
+{
+T 45400 54100 5 10 0 0 0 0 1
+device=RESISTOR
+T 44900 53900 5 10 1 1 0 0 1
+refdes=R11
+T 45300 54000 5 10 1 1 0 0 1
+footprint=0805
+}
+N 46000 54600 46100 54600 4
+N 46000 53800 46100 53800 4
+N 45000 53800 45100 53800 4
+C 44700 54700 1 270 0 gnd-1.sym
+N 45000 54600 45100 54600 4
+C 44700 53900 1 270 0 gnd-1.sym
+C 48600 54500 1 90 0 gnd-1.sym
+N 48100 54600 48300 54600 4
+C 48600 53700 1 90 0 gnd-1.sym
+N 48100 53800 48300 53800 4
+N 42900 55800 43000 55800 4
+{
+T 42600 55700 5 10 1 1 0 6 1
+netname=Hot1In
+}
+C 42900 55800 1 90 0 busripper-2.sym
+{
+T 42500 55800 5 8 0 0 90 0 1
+device=none
+}
+N 42900 54600 43000 54600 4
+{
+T 42600 54500 5 10 1 1 0 6 1
+netname=Hot2In
+}
+C 42900 54600 1 90 0 busripper-2.sym
+{
+T 42500 54600 5 8 0 0 90 0 1
+device=none
+}
+C 48200 55000 1 270 1 busripper-2.sym
+{
+T 48600 55000 5 8 0 0 90 2 1
+device=none
+}
+N 48200 55000 48100 55000 4
+{
+T 48500 54900 5 10 1 1 0 0 1
+netname=DetectLV1
+}
+C 48200 54200 1 270 1 busripper-2.sym
+{
+T 48600 54200 5 8 0 0 90 2 1
+device=none
+}
+N 48200 54200 48100 54200 4
+{
+T 48500 54100 5 10 1 1 0 0 1
+netname=DetectLV2
+}
+C 43000 55100 1 0 0 bridge-2.sym
+{
+T 43200 56100 5 10 1 1 0 0 1
+refdes=U5
+T 43200 56300 5 10 0 0 0 0 1
+device=BRIDGE
+T 43200 56500 5 10 0 0 0 0 1
+symversion=0.1
+T 43600 56100 5 10 1 1 0 0 1
+footprint=MICRODIP4
+T 41900 56100 5 10 1 1 0 0 1
+device=MDB8SFSCT
+}
+C 43000 53900 1 0 0 bridge-2.sym
+{
+T 43200 54900 5 10 1 1 0 0 1
+refdes=U6
+T 43200 55100 5 10 0 0 0 0 1
+device=BRIDGE
+T 43200 55300 5 10 0 0 0 0 1
+symversion=0.1
+T 43600 54900 5 10 1 1 0 0 1
+footprint=MICRODIP4
+T 41900 54900 5 10 1 1 0 0 1
+device=MDB8SFSCT
+}
+C 44600 55900 1 90 1 gnd-1.sym
+N 44300 55800 44200 55800 4
+C 44600 54700 1 90 1 gnd-1.sym
+N 44300 54600 44200 54600 4
+N 42900 54100 43000 54100 4
+{
+T 42600 54000 5 10 1 1 0 6 1
+netname=Neutral
+}
+C 42900 54100 1 90 0 busripper-2.sym
+{
+T 42500 54100 5 8 0 0 90 0 1
+device=none
+}
+N 42900 55300 43000 55300 4
+{
+T 42600 55200 5 10 1 1 0 6 1
+netname=Neutral
+}
+C 42900 55300 1 90 0 busripper-2.sym
+{
+T 42500 55300 5 8 0 0 90 0 1
+device=none
+}
+N 44200 55300 45400 55300 4
+N 45400 55300 45400 55000 4
+N 45400 55000 46100 55000 4
+N 44200 54100 44700 54100 4
+N 44700 54100 44700 54200 4
+N 44700 54200 46100 54200 4
+N 39400 48000 39300 48000 4
+{
+T 39700 47900 5 10 1 1 0 0 1
+netname=SCR2Cntl
+}
+C 39400 48000 1 270 1 busripper-2.sym
+{
+T 39800 48000 5 8 0 0 90 2 1
+device=none
+}
+N 40600 48700 40600 48800 4
+N 40600 48800 40700 48800 4
+B 41700 49000 7800 4200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+N 40500 50400 40500 50500 4
+C 46800 51400 1 270 0 jumper-1.sym
+{
+T 47300 51100 5 8 0 0 270 0 1
+device=JUMPER
+T 46700 51500 5 10 1 1 0 0 1
+refdes=J1
+T 47000 51500 5 10 1 1 0 0 1
+footprint=JMP_SLDR-2N
+}
+N 47800 51300 48400 51300 4
+N 39400 49200 39300 49200 4
+{
+T 39700 49100 5 10 1 1 0 0 1
+netname=SCR1Cntl
+}
+C 39400 49200 1 270 1 busripper-2.sym
+{
+T 39800 49200 5 8 0 0 90 2 1
+device=none
+}
+C 36400 49600 1 90 0 busripper-2.sym
+{
+T 36000 49600 5 8 0 0 90 0 1
+device=none
+}
+N 36400 49600 36500 49600 4
+{
+T 36100 49500 5 10 1 1 0 6 1
+netname=DetectLV2
+}
+T 41700 57500 8 10 0 0 0 0 1
+device=TRIAC
+C 40900 55300 1 90 1 TRIAC_DPAK.sym
+{
+T 40000 55000 5 10 0 0 90 6 1
+device=TRIAC
+T 40700 55100 5 10 1 1 0 0 1
+refdes=SCR1
+T 40700 54600 5 10 1 1 0 2 1
+footprint=DPAK
+}
+C 40900 53100 1 90 1 TRIAC_DPAK.sym
+{
+T 40000 52800 5 10 0 0 90 6 1
+device=TRIAC
+T 40700 52900 5 10 1 1 0 0 1
+refdes=SCR2
+T 40700 52400 5 10 1 1 0 2 1
+footprint=DPAK
+}
 

--- /dev/null
+++ b/schem/Boards/Modules/Dimmer_Module/Dimmer_Module.net
@@ -1,1 +1,23 @@
+unnamed_net12	U6-5 U6-4 OUT-2 
+unnamed_net11	U6-1 U6-3 IN-2 
+SDA	OUT-4 IN-4 U1-9 
+SCL	OUT-3 IN-3 U1-10 
+unnamed_net10	PROGPIC-3 U1-12 
+unnamed_net9	PROGPIC-2 U1-13 
+unnamed_net8	PROGPIC-4 U1-4 
++3.3V	OUT-1 IN-1 PROGPIC-1 C1-2 U1-1 
+unnamed_net7	U1-5 U5-6 
+unnamed_net6	U1-6 U5-5 
+unnamed_net5	U1-7 U5-4 
+DetectLV	U6-6 U6-2 U1-2 U4-5 
+unnamed_net4	U4-2 R3-2 
+Neutral	ACOUT-2 ACIN-2 ACCTL-2 
+SCRCntl	U1-3 R1-2 
+Switch	SWITCH-1 
+GND	OUT-5 IN-5 C1-1 PROGPIC-5 U1-14 U5-3 U5-2 U5-1 U4-4 R3-1 SWITCH-2 U2-2 
+unnamed_net3	R1-1 U2-1 
+unnamed_net2	R2-1 U2-4 
+unnamed_net1	U2-3 SCR1-3 
+HotOut	ACCTL-1 SCR1-2 
+HotIn	ACOUT-1 ACIN-1 U4-1 R2-2 SCR1-1 
 

--- /dev/null
+++ b/schem/Boards/Modules/Dimmer_Module/Dimmer_Module.pcb
@@ -1,1 +1,1678 @@
-
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 112000 142000]
+
+Grid[500.0 0 0 0]
+Cursor[0 142000 0.000000]
+PolyArea[200000000.000000]
+Thermal[0.500000]
+DRC[800 800 800 800 1300 800]
+Flags("showdrc,nameonpcb,uniquename,clearnew")
+Groups("1,c:2:3:4:5:6,s:7:8")
+Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[0 1800 800 1000 800]
+	SymbolLine[800 1000 800 5000 800]
+	SymbolLine[0 5000 1500 5000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 2800 1500 2800 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[2000 3300 2000 4500 800]
+	SymbolLine[2000 3300 1500 2800 800]
+	SymbolLine[2000 2300 1500 2800 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3500 2000 1000 800]
+	SymbolLine[0 3500 2500 3500 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 2800 2000 3300 800]
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3300 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[500 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3700 0 4500 800]
+	SymbolLine[0 3700 700 3000 800]
+	SymbolLine[700 3000 1300 3000 800]
+	SymbolLine[1300 3000 2000 3700 800]
+	SymbolLine[2000 3700 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2300 700 3000 800]
+	SymbolLine[0 1500 0 2300 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[1300 3000 2000 2300 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[500 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 2000 0 5000 800]
+	SymbolLine[0 2000 700 1000 800]
+	SymbolLine[700 1000 1800 1000 800]
+	SymbolLine[1800 1000 2500 2000 800]
+	SymbolLine[2500 2000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3300 2500 4500 800]
+	SymbolLine[2000 2800 2500 3300 800]
+	SymbolLine[500 2800 2000 2800 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2300 800]
+	SymbolLine[2000 2800 2500 2300 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[700 5000 2000 5000 800]
+	SymbolLine[0 4300 700 5000 800]
+	SymbolLine[0 1700 0 4300 800]
+	SymbolLine[0 1700 700 1000 800]
+	SymbolLine[700 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1800 1000 2500 1700 800]
+	SymbolLine[2500 1700 2500 4300 800]
+	SymbolLine[1800 5000 2500 4300 800]
+	SymbolLine[0 5000 1800 5000 800]
+	SymbolLine[0 1000 1800 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 2800 1500 2800 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[700 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 4500 0 4000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 3000 800]
+	SymbolLine[1500 3000 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2500 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 3500 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1300 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 1000 5000 800]
+	SymbolLine[1000 5000 2000 1000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 5000 800]
+	SymbolLine[500 5000 1500 3000 800]
+	SymbolLine[1500 3000 2500 5000 800]
+	SymbolLine[2500 5000 3000 3000 800]
+	SymbolLine[3000 3000 3000 1000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 5000 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 1000 3000 800]
+	SymbolLine[1000 3000 2000 1000 800]
+	SymbolLine[1000 3000 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2100 1000]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2100 1000]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 1000 5000 800]
+	SymbolLine[2000 3000 1000 5000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mil")
+Via[58000 27500 3600 2000 0 2000 "" ""]
+Via[82500 38500 3600 2000 0 2000 "" ""]
+Via[98500 70000 3600 2000 0 2000 "" ""]
+Via[94000 49000 3600 2000 0 2000 "" ""]
+Via[81000 90000 3600 2000 0 2000 "" ""]
+Via[97000 75500 3600 2000 0 2000 "" ""]
+Via[81000 95000 3600 2000 0 2000 "" ""]
+Via[81000 100000 3600 2000 0 2000 "" ""]
+Via[105500 103000 3600 2000 0 2000 "" ""]
+Via[74000 118500 3600 2000 0 2000 "" ""]
+Via[87000 122000 3600 2000 0 2000 "" ""]
+Via[97500 111500 3600 2000 0 2000 "" ""]
+Via[7500 109000 3600 2000 0 2000 "" ""]
+Via[76500 102000 3600 2000 0 2000 "" ""]
+Via[93000 83500 3600 2000 0 2000 "" ""]
+Via[93000 91500 3600 2000 0 2000 "" ""]
+Via[19000 59000 3600 2000 0 2000 "" ""]
+Via[50500 108000 3600 2000 0 2000 "" ""]
+Via[58000 124500 3600 2000 0 2000 "" ""]
+
+Element["" "TERM_2_5MM" "ACOUT" "unknown" 93500 31685 -16630 10630 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "2" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["" "TERM_2_5MM" "ACIN" "unknown" 18000 31500 -5500 11000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "2" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["" "CT2193LPST_3" "U6" "unknown" 50040 57768 17500 -20937 0 100 ""]
+(
+	Attribute("device" "SWITCH_DIP4")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-19528 -10000 -14370 -10000 4449 0 4449 "1" "1" "square"]
+	Pad[-19528 0 -14370 0 4449 0 4449 "2" "2" "square"]
+	Pad[-19528 10000 -14370 10000 4449 0 4449 "3" "3" "square"]
+	Pad[14370 10000 19528 10000 4449 0 4449 "6" "4" "square,edge2"]
+	Pad[14370 0 19528 0 4449 0 4449 "7" "5" "square,edge2"]
+	Pad[14370 -10000 19528 -10000 4449 0 4449 "8" "6" "square,edge2"]
+	ElementLine [23720 14193 -23720 14193 1000]
+	ElementLine [-23720 14193 -23720 -14193 1000]
+	ElementLine [-23720 -14193 23720 -14193 1000]
+	ElementLine [23720 -14193 23720 14193 1000]
+	ElementLine [0 -10256 -3937 -14193 1000]
+	ElementLine [0 -10256 3937 -14193 1000]
+
+	)
+
+Element["onsolder" "MFP4" "U2" "unknown" 86000 55500 -9000 -16500 0 100 "auto"]
+(
+	Attribute("device" "FODM3053V")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[5000 12400 5000 13200 3200 3200 3200 "Anode" "1" "onsolder,square,edge2"]
+	Pad[-5000 12400 -5000 13200 3200 3200 3200 "Cathode" "2" "onsolder,square,edge2"]
+	Pad[-5000 -13200 -5000 -12400 3200 3200 3200 "MT2" "3" "onsolder,square"]
+	Pad[5000 -13200 5000 -12400 3200 3200 3200 "MT1" "4" "onsolder,square"]
+
+	)
+
+Element["onsolder" "D2PAK" "SCR1" "unknown" 49000 64000 -9784 -34178 0 100 "auto"]
+(
+	Attribute("author" "DJ Delorie")
+	Attribute("copyright" "2006 DJ Delorie")
+	Attribute("use-license" "Unlimited")
+	Attribute("dist-license" "GPL")
+	Attribute("device" "TRIAC")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-2559 17519 2953 17519 35039 2000 37039 "1" "1" "onsolder,square"]
+	Pad[-9842 -28937 -9842 -19489 5118 2000 7118 "2" "2" "onsolder,square"]
+	Pad[197 -28937 197 -19489 5118 2000 7118 "1" "1" "onsolder,square"]
+	Pad[10237 -28937 10237 -19489 5118 2000 7118 "3" "3" "onsolder,square"]
+	ElementLine [22048 -33071 22048 36614 1000]
+	ElementLine [-21653 36614 22048 36614 1000]
+	ElementLine [-21653 -33071 -21653 36614 1000]
+	ElementLine [-21653 -33071 22048 -33071 1000]
+
+	)
+
+Element["" "GSIP5" "OUT" "unknown" 104000 55500 -5051 -12051 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "IN" "unknown" 7500 55500 -2500 -13000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "PROGPIC" "unknown" 48000 133500 -3500 -13500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square,edge2"]
+	Pin[10000 0 7000 3000 7600 3800 "2" "2" "edge2"]
+	Pin[20000 0 7000 3000 7600 3800 "3" "3" "edge2"]
+	Pin[30000 0 7000 3000 7600 3800 "4" "4" "edge2"]
+	Pin[40000 0 7000 3000 7600 3800 "5" "5" "edge2"]
+	ElementLine [0 5000 40000 5000 2000]
+	ElementLine [0 -5000 40000 -5000 2000]
+	ElementLine [5000 -5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 270 180 2000]
+	ElementArc [40000 0 5000 5000 90 180 2000]
+
+	)
+
+Element["" "TERM_2_5MM" "ACCTL" "unknown" 46000 18500 -8630 17500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square,edge2"]
+	Pin[19685 0 12000 3000 12000 5700 "2" "2" "edge2"]
+	ElementLine [29527 -16388 29527 16388 1000]
+	ElementLine [-9842 -16388 -9842 16388 1000]
+	ElementLine [-9842 16388 29527 16388 1000]
+	ElementLine [-9842 -16388 29527 -16388 1000]
+
+	)
+
+Element["" "LDA100S" "U4" "unknown" 78000 97020 6500 23961 0 100 ""]
+(
+	Attribute("device" "LDA100S")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[10000 -19488 10000 -15551 2559 0 2559 "AK" "1" "square"]
+	Pad[0 -19488 0 -15551 2559 0 2559 "AK" "2" "square"]
+	Pad[-10000 -19488 -10000 -15551 2559 0 2559 "NC" "3" "square"]
+	Pad[-10000 15551 -10000 19488 2559 0 2559 "E" "4" "square,edge2"]
+	Pad[0 15551 0 19488 2559 0 2559 "C" "5" "square,edge2"]
+	Pad[10000 15551 10000 19488 2559 0 2559 "B" "6" "square,edge2"]
+	ElementLine [-13248 -22736 -13248 22736 1000]
+	ElementLine [-13248 -22736 13248 -22736 1000]
+	ElementLine [13248 -22736 13248 22736 1000]
+	ElementLine [-13248 22736 13248 22736 1000]
+	ElementLine [9311 0 13248 -3937 1000]
+	ElementLine [9311 0 13248 3937 1000]
+
+	)
+
+Element["found" "0805" "R3" "unknown" 85043 70000 -2500 -9500 0 100 ""]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "0805" "R1" "220" 87000 75000 -14500 3000 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["onsolder" "0805" "R2" "unknown" 102000 42500 -2500 -5000 0 100 "auto"]
+(
+	Attribute("device" "RESISTOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "0805" "C1" "100nF" 68457 106500 -13000 3500 0 100 "auto"]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["" "CT2193LPST_3" "U5" "unknown" 39000 88500 -22500 -24500 0 100 ""]
+(
+	Attribute("device" "SWITCH_DIP4")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-19528 -10000 -14370 -10000 4449 0 4449 "1" "1" "square"]
+	Pad[-19528 0 -14370 0 4449 0 4449 "2" "2" "square"]
+	Pad[-19528 10000 -14370 10000 4449 0 4449 "3" "3" "square"]
+	Pad[14370 10000 19528 10000 4449 0 4449 "6" "4" "square,edge2"]
+	Pad[14370 0 19528 0 4449 0 4449 "7" "5" "square,edge2"]
+	Pad[14370 -10000 19528 -10000 4449 0 4449 "8" "6" "square,edge2"]
+	ElementLine [23720 14193 -23720 14193 1000]
+	ElementLine [-23720 14193 -23720 -14193 1000]
+	ElementLine [-23720 -14193 23720 -14193 1000]
+	ElementLine [23720 -14193 23720 14193 1000]
+	ElementLine [0 -10256 -3937 -14193 1000]
+	ElementLine [0 -10256 3937 -14193 1000]
+
+	)
+
+Element["onsolder" "TSSOP14" "U1" "unknown" 92000 116000 9000 17000 0 100 "auto"]
+(
+	Attribute("device" "PIC16LF1703")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[9311 -7677 13917 -7677 1299 1000 2299 "VDD" "1" "onsolder,square,edge2"]
+	Pad[9311 -5118 13917 -5118 1299 1000 2299 "RA5" "2" "onsolder,square,edge2"]
+	Pad[9311 -2559 13917 -2559 1299 1000 2299 "RA4" "3" "onsolder,square,edge2"]
+	Pad[9311 0 13917 0 1299 1000 2299 "VPP/~MCLR/RA3" "4" "onsolder,square,edge2"]
+	Pad[9311 2559 13917 2559 1299 1000 2299 "RC5" "5" "onsolder,square,edge2"]
+	Pad[9311 5118 13917 5118 1299 1000 2299 "RC4" "6" "onsolder,square,edge2"]
+	Pad[9311 7677 13917 7677 1299 1000 2299 "RC3" "7" "onsolder,square,edge2"]
+	Pad[-13917 7677 -9311 7677 1299 1000 2299 "RC2" "8" "onsolder,square"]
+	Pad[-13917 5118 -9311 5118 1299 1000 2299 "RC1" "9" "onsolder,square"]
+	Pad[-13917 2559 -9311 2559 1299 1000 2299 "RC0" "10" "onsolder,square"]
+	Pad[-13917 0 -9311 0 1299 1000 2299 "RA2" "11" "onsolder,square"]
+	Pad[-13917 -2559 -9311 -2559 1299 1000 2299 "RA1/ICSPCLK" "12" "onsolder,square"]
+	Pad[-13917 -5118 -9311 -5118 1299 1000 2299 "RA0/ICSPDAT" "13" "onsolder,square"]
+	Pad[-13917 -7677 -9311 -7677 1299 1000 2299 "VSS" "14" "onsolder,square"]
+	ElementLine [15566 -9326 15566 9326 1000]
+	ElementLine [-15566 9326 15566 9326 1000]
+	ElementLine [-15566 -9326 -15566 9326 1000]
+	ElementLine [2500 -9326 15566 -9326 1000]
+	ElementLine [-15566 -9326 -2500 -9326 1000]
+	ElementArc [0 -9326 2500 2500 0 180 1000]
+
+	)
+
+Element["" "TERM_2_5MM" "SWITCH" "unknown" 11500 121500 32000 -15500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_2")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 12000 3000 12000 5700 "1" "1" "square,edge2"]
+	Pin[19685 0 12000 3000 12000 5700 "2" "2" "edge2"]
+	ElementLine [29527 16388 29527 -16388 1000]
+	ElementLine [-9842 16388 -9842 -16388 1000]
+	ElementLine [-9842 16388 29527 16388 1000]
+	ElementLine [-9842 -16388 29527 -16388 1000]
+
+	)
+Layer(1 "top")
+(
+	Line[66989 67768 66989 57768 1000 2000 "clearline"]
+	Line[22051 98500 22051 78500 1000 2000 "clearline"]
+	Line[22051 98500 10500 98500 1000 2000 "clearline"]
+	Line[10500 98500 7500 95500 1000 2000 "clearline"]
+	Line[24000 50000 26000 48000 1000 2000 "clearline"]
+	Line[26000 48000 32859 48000 1000 2000 "clearline"]
+	Line[32859 48000 33091 47768 1000 2000 "clearline"]
+	Line[33091 57768 43232 57768 1000 2000 "clearline"]
+	Line[43232 57768 53500 47500 1000 2000 "clearline"]
+	Line[53500 47500 66721 47500 1000 2000 "clearline"]
+	Line[66721 47500 66989 47768 1000 2000 "clearline"]
+	Line[104000 65500 77500 65500 1000 2000 "clearline"]
+	Line[77500 65500 75500 67500 1000 2000 "clearline"]
+	Line[75500 67500 66989 67500 1000 2000 "clearline"]
+	Line[11500 121500 11500 127500 1000 2000 "clearline"]
+	Line[11500 127500 14000 130000 1000 2000 "clearline"]
+	Line[9500 55500 28000 37000 1000 2000 "clearline"]
+	Line[103000 54500 104000 55500 1000 2000 "clearline"]
+	Line[58000 27500 80500 27500 1000 2000 "clearline"]
+	Line[80500 27500 83500 30500 1000 2000 "clearline"]
+	Line[83500 30500 83500 37500 1000 2000 "clearline"]
+	Line[83500 37500 82500 38500 1000 2000 "clearline"]
+	Line[78000 79500 78000 73500 1000 2000 "clearline"]
+	Line[88586 70000 98500 70000 1000 2000 "clearline"]
+	Line[94000 49000 99000 49000 1000 2000 "clearline"]
+	Line[99000 49000 105000 43000 1000 2000 "clearline"]
+	Line[105000 43000 105000 23500 1000 2000 "clearline"]
+	Line[105000 23500 93500 12000 1000 2000 "clearline"]
+	Line[67961 114500 68000 114539 1000 2000 "clearline"]
+	Line[7500 75500 8000 75500 1000 2000 "clearline"]
+	Line[74000 74000 74000 83000 1000 2000 "clearline"]
+	Line[74000 83000 75500 84500 1000 2000 "clearline"]
+	Line[75500 84500 95000 84500 1000 2000 "clearline"]
+	Line[95000 84500 104000 75500 1000 2000 "clearline"]
+	Line[7500 85500 10000 85500 1000 2000 "clearline"]
+	Line[10000 85500 13000 82500 1000 2000 "clearline"]
+	Line[13000 82500 13000 76000 1000 2000 "clearline"]
+	Line[13000 76000 15500 73500 1000 2000 "clearline"]
+	Line[72000 75500 72000 84000 1000 2000 "clearline"]
+	Line[72000 84000 74500 86500 1000 2000 "clearline"]
+	Line[103000 86500 104000 85500 1000 2000 "clearline"]
+	Line[55949 78500 59000 78500 1000 2000 "clearline"]
+	Line[59000 78500 66500 86000 1000 2000 "clearline"]
+	Line[66500 86000 70000 86000 1000 2000 "clearline"]
+	Line[70000 86000 72500 88500 1000 2000 "clearline"]
+	Line[72500 88500 79500 88500 1000 2000 "clearline"]
+	Line[79500 88500 81000 90000 1000 2000 "clearline"]
+	Line[55949 88500 68500 88500 1000 2000 "clearline"]
+	Line[68500 88500 71000 91000 1000 2000 "clearline"]
+	Line[88000 79500 93000 79500 1000 2000 "clearline"]
+	Line[93000 79500 97000 75500 1000 2000 "clearline"]
+	Line[71000 91000 77000 91000 1000 2000 "clearline"]
+	Line[77000 91000 81000 95000 1000 2000 "clearline"]
+	Line[55949 98500 79500 98500 1000 2000 "clearline"]
+	Line[79500 98500 81000 100000 1000 2000 "clearline"]
+	Line[106500 55500 109500 58500 1000 2000 "clearline"]
+	Line[109500 58500 109500 99000 1000 2000 "clearline"]
+	Line[109500 99000 105500 103000 1000 2000 "clearline"]
+	Line[78000 114540 78000 115000 1000 2000 "clearline"]
+	Line[72000 104500 68000 108500 1000 2000 "clearline"]
+	Line[78000 73500 81500 70000 1000 2000 "clearline"]
+	Line[78000 114540 78000 118000 1000 2000 "clearline"]
+	Line[78000 118000 88000 128000 1000 2000 "clearline"]
+	Line[88000 128000 95000 128000 1000 2000 "clearline"]
+	Line[95000 128000 97500 125500 1000 2000 "clearline"]
+	Line[97500 125500 97500 111500 1000 2000 "clearline"]
+	Line[14000 130000 37750 130000 1000 2000 "clearline"]
+	Line[37750 130000 40000 127750 1000 2000 "clearline"]
+	Line[78000 128500 80500 128500 1000 2000 "clearline"]
+	Line[80500 128500 83000 131000 1000 2000 "clearline"]
+	Line[83000 131000 85500 131000 1000 2000 "clearline"]
+	Line[85500 131000 88000 133500 1000 2000 "clearline"]
+	Line[87000 122000 85000 120000 1000 2000 "clearline"]
+	Line[74000 118500 74000 109000 1000 2000 "clearline"]
+	Line[74000 109000 83500 109000 1000 2000 "clearline"]
+	Line[85000 120000 85000 110500 1000 2000 "clearline"]
+	Line[9500 55500 4000 55500 1000 2000 "clearline"]
+	Line[4000 55500 1500 58000 1000 2000 "clearline"]
+	Line[1500 58000 1500 103000 1000 2000 "clearline"]
+	Line[1500 103000 7500 109000 1000 2000 "clearline"]
+	Line[72000 104500 74000 104500 1000 2000 "clearline"]
+	Line[74000 104500 76500 102000 1000 2000 "clearline"]
+	Line[74500 86500 88500 86500 1000 2000 "clearline"]
+	Line[88500 86500 90000 88000 1000 2000 "clearline"]
+	Line[90000 88000 101500 88000 1000 2000 "clearline"]
+	Line[101500 88000 104000 85500 1000 2000 "clearline"]
+	Line[96500 88000 96500 99000 1000 2000 "clearline"]
+	Line[85000 110500 96500 99000 1000 2000 "clearline"]
+	Line[93000 91500 93000 99500 1000 2000 "clearline"]
+	Line[83500 109000 93000 99500 1000 2000 "clearline"]
+	Line[24000 50000 23000 50000 1000 2000 "clearline"]
+	Line[23000 50000 7500 65500 1000 2000 "clearline"]
+	Line[26250 71750 26000 71500 1000 2000 "clearline"]
+	Line[26000 71500 26000 68500 1000 2000 "clearline"]
+	Line[26000 68500 23500 66000 1000 2000 "clearline"]
+	Line[13500 63500 13500 70000 1000 2000 "clearline"]
+	Line[8000 75500 13500 70000 1000 2000 "clearline"]
+	Line[15500 73500 15500 64500 1000 2000 "clearline"]
+	Line[21500 67000 24000 69500 1000 2000 "clearline"]
+	Line[24000 69500 24000 72500 1000 2000 "clearline"]
+	Line[26250 71750 71750 71750 1000 2000 "clearline"]
+	Line[71750 71750 74000 74000 1000 2000 "clearline"]
+	Line[15500 64500 21500 64500 1000 2000 "clearline"]
+	Line[21500 64500 21500 67000 1000 2000 "clearline"]
+	Line[23500 66000 23500 62500 1000 2000 "clearline"]
+	Line[23500 62500 14500 62500 1000 2000 "clearline"]
+	Line[14500 62500 13500 63500 1000 2000 "clearline"]
+	Line[28000 104449 61949 104449 1000 2000 "clearline"]
+	Line[62051 104449 63949 104449 1000 2000 "clearline"]
+	Line[63949 104449 68000 108500 1000 2000 "clearline"]
+	Line[68000 108500 68000 118500 1000 2000 "clearline"]
+	Line[78000 128500 68000 118500 1000 2000 "clearline"]
+	Line[28000 37000 74500 37000 1000 2000 "clearline"]
+	Line[74500 37000 93000 55500 1000 2000 "clearline"]
+	Line[106500 55500 93000 55500 1000 2000 "clearline"]
+	Line[33091 47768 47232 47768 1000 2000 "clearline"]
+	Line[47232 47768 52500 42500 1000 2000 "clearline"]
+	Line[52500 42500 73000 42500 1000 2000 "clearline"]
+	Line[73000 42500 75500 45000 1000 2000 "clearline"]
+	Line[75500 45000 75500 51000 1000 2000 "clearline"]
+	Line[75500 51000 74000 52500 1000 2000 "clearline"]
+	Line[74000 52500 58500 52500 1000 2000 "clearline"]
+	Line[58500 52500 43000 68000 1000 2000 "clearline"]
+	Line[19000 59000 31859 59000 1000 2000 "clearline"]
+	Line[31859 59000 33091 57768 1000 2000 "clearline"]
+	Line[43000 68000 33323 68000 1000 2000 "clearline"]
+	Line[33323 68000 33091 67768 1000 2000 "clearline"]
+	Line[63000 137000 64500 138500 1000 2000 "clearline"]
+	Line[64500 138500 90500 138500 1000 2000 "clearline"]
+	Line[90500 138500 93000 136000 1000 2000 "clearline"]
+	Line[93000 136000 93000 128000 1000 2000 "clearline"]
+	Line[63000 137000 63000 112000 1000 2000 "clearline"]
+	Line[63000 112000 59000 108000 1000 2000 "clearline"]
+	Line[59000 108000 50500 108000 1000 2000 "clearline"]
+	Line[40000 127750 54750 127750 1000 2000 "clearline"]
+	Line[54750 127750 58000 124500 1000 2000 "clearline"]
+	Line[22051 98449 22051 98500 1000 2000 "clearline"]
+	Line[22051 98500 28000 104449 1000 2000 "clearline"]
+	Line[31185 121500 31185 104583 1000 2000 "clearline"]
+	Line[31185 104583 31051 104449 1000 2000 "clearline"]
+	Line[24000 72500 25500 74000 1000 2000 "clearline"]
+	Line[25500 74000 70500 74000 1000 2000 "clearline"]
+	Line[70500 74000 72000 75500 1000 2000 "clearline"]
+)
+Layer(2 "ground")
+(
+)
+Layer(3 "signal2")
+(
+)
+Layer(4 "signal3")
+(
+)
+Layer(5 "power")
+(
+)
+Layer(6 "bottom")
+(
+	Line[93500 12000 87500 6000 4000 2000 "clearline"]
+	Line[87500 6000 23815 6000 4000 2000 "clearline"]
+	Line[23815 6000 18000 11815 4000 2000 "clearline"]
+	Line[45815 6315 45500 6000 4000 2000 "clearline"]
+	Line[18000 31500 18000 50322 4000 2000 "clearline"]
+	Line[39158 39787 39158 25342 4000 2000 "clearline"]
+	Line[39158 25342 46000 18500 4000 2000 "clearline"]
+	Line[65685 18500 65685 6185 4000 2000 "clearline"]
+	Line[65685 6185 65500 6000 4000 2000 "clearline"]
+	Line[49197 53000 66500 53000 4000 2000 "clearline"]
+	Line[66500 53000 68000 51500 4000 2000 "clearline"]
+	Line[68000 51500 68000 38500 4000 2000 "clearline"]
+	Line[68000 38500 75000 31500 4000 2000 "clearline"]
+	Line[75000 31500 93315 31500 4000 2000 "clearline"]
+	Line[93315 31500 93500 31685 4000 2000 "clearline"]
+	Line[91000 42700 98257 42700 2500 2000 "clearline"]
+	Line[98257 42700 98457 42500 2500 2000 "clearline"]
+	Line[93500 31685 101685 31685 2500 2000 "clearline"]
+	Line[101685 31685 105500 35500 2500 2000 "clearline"]
+	Line[105500 35500 105500 42457 2500 2000 "clearline"]
+	Line[105500 42457 105543 42500 2500 2000 "clearline"]
+	Line[91000 68300 91000 74543 1000 2000 "clearline"]
+	Line[91000 74543 90543 75000 1000 2000 "clearline"]
+	Line[80386 108323 73823 108323 1000 2000 "clearline"]
+	Line[58500 133000 58000 133500 1000 2000 "clearline"]
+	Line[68500 133000 68000 133500 1000 2000 "clearline"]
+	Line[64914 106500 57500 106500 1000 2000 "clearline"]
+	Line[57500 106500 48500 115500 1000 2000 "clearline"]
+	Line[103614 116000 107000 116000 1000 2000 "clearline"]
+	Line[107000 116000 108500 117500 1000 2000 "clearline"]
+	Line[108500 117500 108500 126500 1000 2000 "clearline"]
+	Line[108500 126500 96500 138500 1000 2000 "clearline"]
+	Line[96500 138500 83000 138500 1000 2000 "clearline"]
+	Line[83000 138500 78000 133500 1000 2000 "clearline"]
+	Line[59237 39787 59237 28737 1000 2000 "clearline"]
+	Line[59237 28737 58000 27500 1000 2000 "clearline"]
+	Line[82500 38500 82500 41200 1000 2000 "clearline"]
+	Line[82500 41200 81000 42700 1000 2000 "clearline"]
+	Line[98500 70000 97000 68500 1000 2000 "clearline"]
+	Line[97000 68500 97000 52000 1000 2000 "clearline"]
+	Line[97000 52000 94000 49000 1000 2000 "clearline"]
+	Line[18000 50322 49197 81519 4000 2000 "clearline"]
+	Line[80386 110882 64118 110882 1000 2000 "clearline"]
+	Line[64118 110882 64000 111000 1000 2000 "clearline"]
+	Line[97000 75500 97000 75000 1000 2000 "clearline"]
+	Line[97000 75000 94500 72500 1000 2000 "clearline"]
+	Line[94500 72500 94500 62500 1000 2000 "clearline"]
+	Line[94500 62500 85000 53000 1000 2000 "clearline"]
+	Line[85000 53000 68000 53000 1000 2000 "clearline"]
+	Line[49197 39787 49197 81519 4000 2000 "clearline"]
+	Line[108000 90500 109000 91500 1000 2000 "clearline"]
+	Line[109000 91500 109000 112500 1000 2000 "clearline"]
+	Line[109000 112500 108000 113500 1000 2000 "clearline"]
+	Line[108000 113500 103673 113500 1000 2000 "clearline"]
+	Line[103673 113500 103614 113441 1000 2000 "clearline"]
+	Line[105500 103000 105500 106437 1000 2000 "clearline"]
+	Line[105500 106437 103614 108323 1000 2000 "clearline"]
+	Line[105917 110882 98118 110882 1000 2000 "clearline"]
+	Line[98118 110882 97500 111500 1000 2000 "clearline"]
+	Line[81000 90000 81500 90000 1000 2000 "clearline"]
+	Line[81500 90000 93750 102250 1000 2000 "clearline"]
+	Line[93750 102250 93750 116250 1000 2000 "clearline"]
+	Line[93750 116250 96000 118500 1000 2000 "clearline"]
+	Line[96000 118500 103555 118500 1000 2000 "clearline"]
+	Line[103555 118500 103614 118559 1000 2000 "clearline"]
+	Line[81000 95000 91500 105500 1000 2000 "clearline"]
+	Line[91500 105500 91500 117000 1000 2000 "clearline"]
+	Line[91500 117000 95500 121000 1000 2000 "clearline"]
+	Line[95500 121000 103496 121000 1000 2000 "clearline"]
+	Line[103496 121000 103614 121118 1000 2000 "clearline"]
+	Line[81000 100000 89000 108000 1000 2000 "clearline"]
+	Line[89000 108000 89000 118500 1000 2000 "clearline"]
+	Line[89000 118500 94500 124000 1000 2000 "clearline"]
+	Line[94500 124000 103291 124000 1000 2000 "clearline"]
+	Line[103291 124000 103614 123677 1000 2000 "clearline"]
+	Line[80500 108209 80386 108323 1000 2000 "clearline"]
+	Line[73823 108323 72000 106500 1000 2000 "clearline"]
+	Line[81000 68300 75700 68300 1000 2000 "clearline"]
+	Line[75700 68300 72500 71500 1000 2000 "clearline"]
+	Line[72500 71500 72500 106000 1000 2000 "clearline"]
+	Line[72500 106000 72000 106500 1000 2000 "clearline"]
+	Line[95500 80000 96500 81000 1000 2000 "clearline"]
+	Line[96500 81000 96500 87000 1000 2000 "clearline"]
+	Line[96500 87000 100000 90500 1000 2000 "clearline"]
+	Line[100000 90500 108000 90500 1000 2000 "clearline"]
+	Line[80386 123677 75823 123677 1000 2000 "clearline"]
+	Line[80386 121118 86118 121118 1000 2000 "clearline"]
+	Line[86118 121118 87000 122000 1000 2000 "clearline"]
+	Line[80386 118559 74059 118559 1000 2000 "clearline"]
+	Line[74059 118559 74000 118500 1000 2000 "clearline"]
+	Line[95500 80000 87000 80000 1000 2000 "clearline"]
+	Line[87000 80000 85500 78500 1000 2000 "clearline"]
+	Line[85500 78500 85500 77043 1000 2000 "clearline"]
+	Line[85500 77043 83457 75000 1000 2000 "clearline"]
+	Line[7500 109000 46500 109000 1000 2000 "clearline"]
+	Line[46500 109000 50750 113250 1000 2000 "clearline"]
+	Line[76500 102000 72500 102000 1000 2000 "clearline"]
+	Line[93000 83500 93000 91500 1000 2000 "clearline"]
+	Line[72500 85000 80500 85000 1000 2000 "clearline"]
+	Line[80500 85000 90500 95000 1000 2000 "clearline"]
+	Line[90500 95000 103500 95000 1000 2000 "clearline"]
+	Line[103500 95000 104000 95500 1000 2000 "clearline"]
+	Line[19000 59000 19000 99000 1000 2000 "clearline"]
+	Line[19000 99000 26000 106000 1000 2000 "clearline"]
+	Line[49000 106000 50500 107500 1000 2000 "clearline"]
+	Line[50500 116500 50500 126000 1000 2000 "clearline"]
+	Line[50500 126000 58000 133500 1000 2000 "clearline"]
+	Line[80386 113441 56559 113441 1000 2000 "clearline"]
+	Line[56559 113441 52500 117500 1000 2000 "clearline"]
+	Line[52500 117500 52500 124500 1000 2000 "clearline"]
+	Line[52500 124500 56500 128500 1000 2000 "clearline"]
+	Line[56500 128500 64500 128500 1000 2000 "clearline"]
+	Line[64500 128500 68500 132500 1000 2000 "clearline"]
+	Line[58000 124500 74854 124500 1000 2000 "clearline"]
+	Line[74854 124500 75677 123677 1000 2000 "clearline"]
+	Line[26000 106000 49000 106000 1000 2000 "clearline"]
+	Line[48500 115500 48500 133000 1000 2000 "clearline"]
+	Line[64000 111000 56000 111000 1000 2000 "clearline"]
+	Line[50500 116500 56000 111000 1000 2000 "clearline"]
+)
+Layer(7 "outline")
+(
+	Line[0 0 112000 0 1000 2000 "clearline"]
+	Line[112000 0 112000 142000 1000 2000 "clearline"]
+	Line[112000 142000 0 142000 1000 2000 "clearline"]
+	Line[0 142000 0 0 1000 2000 "clearline"]
+)
+Layer(8 "spare")
+(
+)
+Layer(9 "silk")
+(
+	Text[15017 108303 0 100 "Dr" "clearline,onsolder"]
+	Text[29054 107109 0 100 "erzinia" "clearline,onsolder"]
+	Text[11908 53927 0 100 "OSHW" "clearline,onsolder"]
+	Text[27000 9000 0 100 "Dimmer Module" "clearline,onsolder"]
+	Text[69000 9000 0 100 "r1" "clearline,onsolder"]
+	Polygon("clearpoly")
+	(
+		[18427 117696] [18329 117673] [18261 117618] [18293 117481] [18405 117119] 
+		[18588 116555] [18833 115815] [19317 116024] [19203 116395] [19266 116525] 
+		[19424 116623] [19628 116684] [19828 116705] [20036 116644] [20592 116473] 
+		[21444 116208] [22544 115864] [23842 115457] [25289 115002] [26835 114515] 
+		[28431 114012] [30026 113508] [31573 113018] [33022 112558] [34322 112144] 
+		[35424 111791] [36280 111514] [36839 111330] [37053 111253] [37185 111078] 
+		[37214 110893] [37141 110702] [36969 110514] [36814 110444] [36536 110320] 
+		[36177 110161] [35775 109986] [35371 109815] [35005 109668] [34716 109562] 
+		[34545 109518] [34189 109505] [33892 109497] [33520 109551] [32938 109725] 
+		[32480 109878] [32080 110004] [31780 110090] [31625 110121] [31450 110020] 
+		[31258 109691] [31033 109302] [30761 109013] [30430 108811] [30024 108686] 
+		[29592 108579] [29242 108464] [28980 108327] [28760 108168] [28573 107990] 
+		[28144 108456] [27830 108767] [27570 108940] [27331 108989] [27078 108931] 
+		[26816 108835] [26598 108775] [26416 108755] [26260 108778] [26122 108845] 
+		[25994 108961] [25866 109126] [25730 109344] [25586 109556] [25367 109838] 
+		[25102 110154] [24820 110467] [24469 110861] [24194 111222] [23955 111605] 
+		[23714 112066] [23403 112656] [23158 113030] [22969 113197] [22828 113170] 
+		[22786 113065] [22740 112848] [22697 112551] [22662 112206] [22564 111488] 
+		[22402 110950] [22162 110562] [21833 110298] [21635 110180] [21503 110125] 
+		[21402 110174] [21301 110367] [21168 110745] [20969 111350] [20672 112222] 
+		[20246 113402] [19817 114570] [19514 115430] [19317 116024] [18833 115815] 
+		[19133 114924] [19479 113906] [19862 112785] [20276 111587] [22341 105629] 
+		[20529 99431] [21280 99297] [21295 99565] [21422 100121] [21652 100937] 
+		[21971 101984] [22125 101470] [22268 101133] [22387 100867] [22471 100572] 
+		[22439 100216] [22285 99858] [22106 99508] [21998 99178] [21894 99175] 
+		[21662 99180] [21418 99214] [21280 99297] [20529 99431] [20247 99467] 
+		[20034 99506] [19828 99524] [19649 99462] [19518 99260] [19504 99021] 
+		[19618 98868] [19800 98774] [19987 98714] [20893 98513] [21788 98283] 
+		[21740 98150] [21697 98042] [21665 97945] [21649 97848] [21654 97739] 
+		[21686 97604] [21751 97433] [21855 97212] [22184 96331] [22292 95610] 
+		[22281 95074] [22255 94748] [22212 94733] [22088 94797] [21903 94328] 
+		[22043 94238] [22202 94082] [22275 93977] [22352 93821] [22444 93584] 
+		[22563 93235] [22771 92714] [22907 92204] [22915 91753] [22847 91399] 
+		[22666 91038] [22337 90569] [22207 90379] [22085 90172] [21983 89975] 
+		[21918 89811] [21787 89450] [21633 89146] [21425 88855] [21137 88530] 
+		[20886 88261] [20709 88066] [20574 87926] [20450 87820] [20308 87725] 
+		[20117 87623] [19846 87491] [19465 87308] [19054 87134] [18778 87054] 
+		[18606 87030] [18507 87024] [18449 86994] [18400 86904] [18329 86714] 
+		[18204 86384] [17566 85082] [16694 83889] [16471 83636] [16276 83428] 
+		[16131 83287] [16056 83235] [16009 83261] [15954 83357] [15907 83555] 
+		[15888 83884] [15868 84518] [15808 84941] [15705 85162] [15557 85186] 
+		[15202 85079] [14931 85022] [14727 85019] [14571 85068] [14444 85174] 
+		[14328 85336] [14206 85555] [14058 85834] [14173 85947] [14436 86228] 
+		[14824 86654] [15317 87200] [15894 87844] [16533 88560] [17213 89325] 
+		[17913 90115] [18613 90905] [19290 91672] [19924 92392] [20493 93040] 
+		[20976 93593] [21353 94027] [21603 94318] [21703 94440] [21788 94385] 
+		[21903 94328] [22088 94797] [21897 94931] [21649 95131] [21405 95329] 
+		[21190 95491] [21026 95601] [20938 95641] [20830 95611] [20774 95528] 
+		[20772 95404] [20828 95253] [20888 95054] [20766 94863] [20602 94676] 
+		[20313 94340] [19915 93875] [19426 93304] [18865 92646] [18248 91922] 
+		[17594 91154] [16919 90363] [16244 89569] [15583 88793] [14956 88056] 
+		[14381 87380] [13874 86785] [13454 86292] [13138 85922] [12946 85696] 
+		[12567 85264] [12123 84770] [11671 84276] [11263 83842] [10428 82885] 
+		[9881 82043] [9582 81241] [9492 80402] [9599 79664] [9900 79041] 
+		[10369 78570] [10982 78285] [11642 78218] [12340 78351] [13065 78681] 
+		[13803 79201] [14034 79419] [14373 79769] [14773 80203] [15190 80672] 
+		[15649 81194] [16162 81766] [16667 82322] [17102 82790] [17481 83200] 
+		[17816 83581] [18142 83966] [18491 84388] [18897 84878] [19392 85471] 
+		[20009 86198] [20781 87092] [22073 88572] [23079 89717] [23824 90557] 
+		[24336 91120] [24549 91343] [24684 91449] [24786 91460] [24901 91399] 
+		[25072 91323] [25190 91371] [25273 91511] [25242 91681] [25085 91909] 
+		[24787 92225] [24509 92510] [24353 92720] [24274 92933] [24229 93227] 
+		[24168 94216] [24231 95071] [24421 95805] [24740 96433] [24911 96688] 
+		[25048 96883] [25161 97022] [25257 97115] [25346 97166] [25437 97185] 
+		[25539 97176] [25659 97147] [25949 97104] [26175 97193] [26349 97395] 
+		[26342 97617] [26170 97819] [25852 97959] [25689 98015] [25622 98068] 
+		[25703 98385] [25914 99128] [26214 100153] [26560 101317] [26909 102477] 
+		[27218 103490] [27444 104213] [27545 104500] [27669 104577] [27999 104767] 
+		[28510 105058] [29181 105437] [29990 105892] [30914 106410] [31930 106978] 
+		[33016 107584] [34105 108193] [35128 108767] [36065 109295] [36890 109763] 
+		[37582 110159] [38117 110468] [38473 110679] [38626 110777] [38775 110944] 
+		[38839 111087] [38787 111197] [38589 111333] [38180 111516] [37495 111769] 
+		[36471 112115] [35042 112577] [33144 113177] [30714 113938] [28527 114620] 
+		[26367 115289] [24313 115923] [22444 116496] [20842 116985] [19585 117364] 
+		[18753 117609] 
+	)
+	Polygon("clearpoly")
+	(
+		[22219 114600] [22151 114525] [22077 114433] [22019 114313] [21995 114152] 
+		[22010 114045] [22051 113916] [22108 113779] [22176 113646] [22245 113530] 
+		[22308 113444] [22358 113400] [22387 113412] [22435 113591] [22518 113898] 
+		[22627 114225] [22756 114468] [22896 114670] [22927 114794] [22872 114853] 
+		[22759 114859] [22612 114824] [22455 114761] [22316 114683] 
+	)
+	Polygon("pin,via")
+	(
+		[19849 65302] [19930 65231] [19958 65086] [19984 64950] [20228 63626] 
+		[20310 63534] [20374 63512] [21324 63122] [21330 63116] [21384 63094] 
+		[21509 63105] [22610 63859] [22724 63941] [22849 64027] [22958 64016] 
+		[23060 63908] [23163 63811] [24085 62888] [24096 62780] [24010 62655] 
+		[23928 62536] [23191 61462] [23185 61343] [23206 61277] [23449 60795] 
+		[23635 60284] [23658 60230] [23755 60148] [25019 59915] [25155 59888] 
+		[25306 59861] [25371 59780] [25371 58179] [25306 58093] [25155 58070] 
+		[25019 58044] [23787 57816] [23701 57734] [23684 57691] [23495 57126] 
+		[23239 56590] [23228 56551] [23234 56433] [23934 55418] [24010 55304] 
+		[24096 55179] [24085 55070] [23983 54962] [23880 54865] [22958 53943] 
+		[22849 53932] [22724 54018] [22610 54094] [21617 54772] [21498 54777] 
+		[21292 54663] [21167 54598] [20955 54490] [20863 54523] [20776 54745] 
+		[20721 54870] [19859 56954] [19805 57083] [19745 57230] [19778 57333] 
+		[19913 57415] [20001 57479] [20335 57757] [20592 58106] [20756 58515] 
+		[20814 58966] [20676 59655] [20296 60219] [19734 60600] [19045 60740] 
+		[18358 60600] [17798 60219] [17420 59655] [17283 58966] [17341 58515] 
+		[17505 58106] [17760 57757] [18096 57479] [18183 57415] [18319 57333] 
+		[18351 57230] [18291 57083] [18237 56954] [17374 54870] [17320 54745] 
+		[17228 54523] [17194 54484] [17141 54490] [16930 54598] [16805 54663] 
+		[16599 54777] [16480 54772] [15487 54094] [15373 54018] [15248 53932] 
+		[15139 53943] [14217 54865] [14114 54962] [14010 55070] [14001 55179] 
+		[14087 55304] [14163 55418] [14863 56433] [14869 56551] [14858 56579] 
+		[14852 56590] [14599 57122] [14412 57686] [14412 57697] [14396 57734] 
+		[14303 57816] [13078 58044] [12937 58070] [12789 58098] [12726 58179] 
+		[12726 59780] [12789 59861] [12937 59888] [13078 59915] [14342 60148] 
+		[14434 60230] [14462 60284] [14646 60795] [14884 61277] [14912 61343] 
+		[14906 61462] [14163 62536] [14087 62655] [14001 62780] [14010 62888] 
+		[14933 63811] [15037 63908] [15139 64016] [15248 64027] [15373 63941] 
+		[15487 63859] [16588 63105] [16713 63094] [16767 63116] [16767 63122] 
+		[17721 63512] [17787 63534] [17869 63626] [18113 64950] [18139 65086] 
+		[18167 65231] [18248 65302] [19849 65302] 
+	)
+)
+Layer(10 "silk")
+(
+)
+NetList()
+(
+	Net("+3.3V" "(unknown)")
+	(
+		Connect("C1-2")
+		Connect("IN-1")
+		Connect("OUT-1")
+		Connect("PROGPIC-1")
+		Connect("U1-1")
+	)
+	Net("DetectLV" "(unknown)")
+	(
+		Connect("U1-2")
+		Connect("U4-5")
+		Connect("U6-2")
+		Connect("U6-6")
+	)
+	Net("GND" "(unknown)")
+	(
+		Connect("C1-1")
+		Connect("IN-5")
+		Connect("OUT-5")
+		Connect("PROGPIC-5")
+		Connect("SWITCH-2")
+		Connect("U1-14")
+		Connect("U2-2")
+		Connect("U4-4")
+		Connect("U5-1")
+		Connect("U5-2")
+		Connect("U5-3")
+	)
+	Net("HotIn" "(unknown)")
+	(
+		Connect("ACIN-1")
+		Connect("ACOUT-1")
+		Connect("R2-2")
+		Connect("SCR1-1")
+		Connect("U4-1")
+	)
+	Net("HotOut" "(unknown)")
+	(
+		Connect("ACCTL-1")
+		Connect("SCR1-2")
+	)
+	Net("Neutral" "(unknown)")
+	(
+		Connect("ACCTL-2")
+		Connect("ACIN-2")
+		Connect("ACOUT-2")
+		Connect("R3-1")
+	)
+	Net("SCL" "(unknown)")
+	(
+		Connect("IN-3")
+		Connect("OUT-3")
+		Connect("U1-10")
+	)
+	Net("SCRCntl" "(unknown)")
+	(
+		Connect("R1-2")
+		Connect("U1-3")
+	)
+	Net("SDA" "(unknown)")
+	(
+		Connect("IN-4")
+		Connect("OUT-4")
+		Connect("U1-9")
+	)
+	Net("Switch" "(unknown)")
+	(
+		Connect("SWITCH-1")
+		Connect("U1-8")
+	)
+	Net("unnamed_net1" "(unknown)")
+	(
+		Connect("SCR1-3")
+		Connect("U2-3")
+	)
+	Net("unnamed_net2" "(unknown)")
+	(
+		Connect("R2-1")
+		Connect("U2-4")
+	)
+	Net("unnamed_net3" "(unknown)")
+	(
+		Connect("R1-1")
+		Connect("U2-1")
+	)
+	Net("unnamed_net4" "(unknown)")
+	(
+		Connect("R3-2")
+		Connect("U4-2")
+	)
+	Net("unnamed_net5" "(unknown)")
+	(
+		Connect("U1-7")
+		Connect("U5-4")
+	)
+	Net("unnamed_net6" "(unknown)")
+	(
+		Connect("U1-6")
+		Connect("U5-5")
+	)
+	Net("unnamed_net7" "(unknown)")
+	(
+		Connect("U1-5")
+		Connect("U5-6")
+	)
+	Net("unnamed_net8" "(unknown)")
+	(
+		Connect("PROGPIC-4")
+		Connect("U1-4")
+	)
+	Net("unnamed_net9" "(unknown)")
+	(
+		Connect("PROGPIC-2")
+		Connect("U1-13")
+	)
+	Net("unnamed_net10" "(unknown)")
+	(
+		Connect("PROGPIC-3")
+		Connect("U1-12")
+	)
+	Net("unnamed_net11" "(unknown)")
+	(
+		Connect("IN-2")
+		Connect("U6-1")
+		Connect("U6-3")
+	)
+	Net("unnamed_net12" "(unknown)")
+	(
+		Connect("OUT-2")
+		Connect("U6-4")
+		Connect("U6-5")
+	)
+)
+

--- /dev/null
+++ b/schem/Boards/Modules/Dimmer_Module/Dimmer_Module.sch
@@ -1,1 +1,483 @@
+v 20130925 2
+C 40900 54800 1 90 1 triac-1.sym
+{
+T 40000 54500 5 10 0 0 270 2 1
+device=TRIAC
+T 40700 54600 5 10 1 1 0 0 1
+refdes=SCR1
+T 40700 53900 5 10 1 1 0 0 1
+footprint=D2PAK
+}
+C 37100 54200 1 0 0 FODM3053V.sym
+{
+T 37895 55300 5 10 1 1 0 0 1
+device=FODM3053V
+T 37495 55300 5 10 1 1 0 0 1
+refdes=U2
+T 37495 54200 5 10 1 1 0 0 1
+footprint=MFP4
+}
+C 39500 54900 1 0 0 resistor-1.sym
+{
+T 39800 55300 5 10 0 0 0 0 1
+device=RESISTOR
+T 39400 55100 5 10 1 1 0 0 1
+refdes=R2
+T 39700 55200 5 10 1 1 0 0 1
+footprint=0805
+}
+N 39300 55000 39500 55000 4
+N 40600 54800 40600 55600 4
+N 40600 55000 40400 55000 4
+N 40200 54100 39800 54100 4
+N 39800 54100 39800 54600 4
+N 39800 54600 39300 54600 4
+C 36800 54100 1 0 0 gnd-1.sym
+N 36900 54600 37100 54600 4
+C 44400 49900 1 0 1 connector2-2.sym
+{
+T 43700 51200 5 10 1 1 0 0 1
+refdes=SWITCH
+T 44100 51150 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 43700 49650 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 40600 53700 40700 53700 4
+{
+T 41000 53600 5 10 1 1 0 0 1
+netname=HotOut
+}
+N 40600 53700 40600 53900 4
+N 40400 55600 40600 55600 4
+{
+T 40100 55500 5 10 1 1 0 6 1
+netname=HotIn
+}
+C 44800 50200 1 90 0 gnd-1.sym
+N 44500 50300 44400 50300 4
+N 35800 55000 36000 55000 4
+{
+T 35500 54900 5 10 1 1 0 6 1
+netname=SCRCntl
+}
+N 36900 54400 36900 54600 4
+C 36900 54900 1 0 1 resistor-1.sym
+{
+T 36600 55300 5 10 0 0 0 6 1
+device=RESISTOR
+T 36200 55100 5 10 1 1 0 6 1
+refdes=R1
+T 36300 55200 5 10 1 1 0 0 1
+footprint=0805
+T 36800 55100 5 10 1 1 0 0 1
+value=220
+}
+N 36900 55000 37100 55000 4
+N 42700 52200 42600 52200 4
+{
+T 43000 52100 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 42700 52200 1 270 1 busripper-2.sym
+{
+T 43100 52200 5 8 0 0 90 2 1
+device=none
+}
+C 40400 55600 1 90 0 busripper-2.sym
+{
+T 40000 55600 5 8 0 0 90 0 1
+device=none
+}
+C 44400 51800 1 0 1 connector2-2.sym
+{
+T 44100 53050 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 43700 53100 5 10 1 1 0 0 1
+refdes=ACCTL
+T 43700 51550 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 44500 52200 44400 52200 4
+{
+T 44800 52100 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 44500 52200 1 270 1 busripper-2.sym
+{
+T 44900 52200 5 8 0 0 90 2 1
+device=none
+}
+N 44500 52600 44400 52600 4
+{
+T 44800 52500 5 10 1 1 0 0 1
+netname=HotOut
+}
+C 44500 52600 1 270 1 busripper-2.sym
+{
+T 44900 52600 5 8 0 0 90 2 1
+device=none
+}
+C 40700 53700 1 270 1 busripper-2.sym
+{
+T 41100 53700 5 8 0 0 90 2 1
+device=none
+}
+C 35800 55000 1 90 0 busripper-2.sym
+{
+T 35400 55000 5 8 0 0 90 0 1
+device=none
+}
+N 44500 50700 44400 50700 4
+{
+T 44800 50600 5 10 1 1 0 0 1
+netname=Switch
+}
+C 44500 50700 1 270 1 busripper-2.sym
+{
+T 44900 50700 5 8 0 0 90 2 1
+device=none
+}
+B 34500 53400 7300 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 34600 53500 9 10 1 0 0 0 1
+AC Control
+T 41800 49600 9 10 1 0 0 0 1
+Connectors
+B 34500 47900 7200 5500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 34500 48000 9 10 1 0 0 0 1
+Controller
+B 41700 47900 7900 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 44600 49000 9 24 1 0 0 0 1
+AC Control
+T 45000 48700 9 10 1 0 0 0 1
+Dimmer Module
+T 41800 48000 9 10 1 0 0 0 1
+Revision 1
+T 49400 48000 9 10 1 0 0 6 1
+Dr. Yerzinia
+C 43800 54800 1 0 0 resistor-1.sym
+{
+T 44100 55200 5 10 0 0 0 0 1
+device=RESISTOR
+T 43700 54600 5 10 1 1 0 0 1
+refdes=R3
+T 44000 54600 5 10 1 1 0 0 1
+footprint=0805
+}
+N 44700 54900 44800 54900 4
+N 43600 54900 43800 54900 4
+{
+T 43300 54800 5 10 1 1 0 6 1
+netname=Neutral
+}
+C 46900 54400 1 90 0 gnd-1.sym
+N 46500 54500 46600 54500 4
+C 46600 54900 1 270 1 busripper-2.sym
+{
+T 47000 54900 5 8 0 0 90 2 1
+device=none
+}
+N 46600 54900 46500 54900 4
+{
+T 46900 54800 5 10 1 1 0 0 1
+netname=DetectLV
+}
+B 41800 53400 7800 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 41900 53500 9 10 1 0 0 0 1
+Optoisolator Zero Crossing Detection
+C 44800 54100 1 0 0 LDA100S.sym
+{
+T 45200 55600 5 10 1 1 0 0 1
+refdes=U4
+T 45200 54100 5 10 1 1 0 0 1
+device=LDA100S
+T 46100 55600 5 10 0 1 0 6 1
+footprint=LDA100S
+}
+C 35100 49300 1 0 0 DIP3.sym
+{
+T 36500 50375 5 8 0 0 0 0 1
+device=SWITCH_DIP4
+T 35400 50550 5 10 1 1 0 0 1
+refdes=U5
+T 35400 49100 5 10 1 1 0 0 1
+footprint=CT2193LPST_3
+}
+C 36800 49100 1 0 0 PIC16LF1704_SO.sym
+{
+T 37200 52300 5 10 1 1 0 0 1
+device=PIC16LF1703
+T 39000 52300 5 10 1 1 0 0 1
+refdes=U1
+T 37200 49100 5 10 1 1 0 0 1
+footprint=TSSOP14
+}
+C 39700 50300 1 270 1 busripper-2.sym
+{
+T 40100 50300 5 8 0 0 90 2 1
+device=none
+}
+C 39700 49900 1 270 1 busripper-2.sym
+{
+T 40100 49900 5 8 0 0 90 2 1
+device=none
+}
+N 39600 49900 39700 49900 4
+{
+T 40000 49800 5 10 1 1 0 0 1
+netname=SDA
+}
+N 39600 50300 39700 50300 4
+{
+T 40000 50200 5 10 1 1 0 0 1
+netname=SCL
+}
+C 36500 52100 1 0 0 3.3V-plus-1.sym
+N 36400 51900 36800 51900 4
+N 36700 51900 36700 52100 4
+C 40000 51800 1 90 0 gnd-1.sym
+N 39700 51900 39600 51900 4
+C 40500 49900 1 0 0 connector5-2.sym
+{
+T 40800 52350 5 10 0 0 0 0 1
+device=CONNECTOR_5
+T 41200 49650 5 10 1 1 0 6 1
+footprint=GSIP5
+T 41200 52400 5 10 1 1 0 6 1
+refdes=PROGPIC
+}
+C 40400 49900 1 0 0 gnd-1.sym
+N 40500 50200 40500 50300 4
+C 40300 52000 1 0 0 3.3V-plus-1.sym
+N 40500 51900 40500 52000 4
+N 40500 51500 39600 51500 4
+N 39600 51100 40500 51100 4
+N 36800 50700 36700 50700 4
+N 36700 50700 36700 51000 4
+N 36700 51000 40000 51000 4
+N 40000 51000 40000 50700 4
+N 40000 50700 40500 50700 4
+C 35500 51700 1 0 0 capacitor-1.sym
+{
+T 35700 52400 5 10 0 0 0 0 1
+device=CAPACITOR
+T 35700 52600 5 10 0 0 0 0 1
+symversion=0.1
+T 35500 52000 5 10 1 1 0 0 1
+refdes=C1
+T 36100 51700 5 10 1 1 0 0 1
+footprint=0805
+T 36100 52000 5 10 1 1 0 0 1
+value=100nF
+}
+C 35300 51500 1 0 0 gnd-1.sym
+N 35400 51900 35500 51900 4
+N 35400 51800 35400 51900 4
+C 34900 49300 1 0 0 gnd-1.sym
+N 35000 49600 35000 50300 4
+N 35000 50300 35100 50300 4
+N 35100 50000 35000 50000 4
+N 35100 49700 35000 49700 4
+N 36400 50300 36800 50300 4
+N 44700 55300 44800 55300 4
+{
+T 44400 55200 5 10 1 1 0 6 1
+netname=HotIn
+}
+C 44700 55300 1 90 0 busripper-2.sym
+{
+T 44300 55300 5 8 0 0 90 0 1
+device=none
+}
+C 36700 51500 1 90 0 busripper-2.sym
+{
+T 36300 51500 5 8 0 0 90 0 1
+device=none
+}
+N 36700 51500 36800 51500 4
+{
+T 36400 51400 5 10 1 1 0 6 1
+netname=DetectLV
+}
+N 36700 51100 36800 51100 4
+{
+T 36400 51000 5 10 1 1 0 6 1
+netname=SCRCntl
+}
+C 36700 51100 1 90 0 busripper-2.sym
+{
+T 36300 51100 5 8 0 0 90 0 1
+device=none
+}
+C 46200 50000 1 0 1 connector5-2.sym
+{
+T 45500 52500 5 10 1 1 180 8 1
+refdes=IN
+T 45900 52450 5 10 0 0 180 2 1
+device=CONNECTOR_5
+T 45500 49750 5 10 1 1 180 8 1
+footprint=GSIP5
+}
+C 46700 50300 1 90 0 gnd-1.sym
+N 46400 50400 46200 50400 4
+C 46100 52100 1 0 0 3.3V-plus-1.sym
+N 46300 52100 46300 52000 4
+N 46300 52000 46200 52000 4
+C 46400 51200 1 270 1 busripper-2.sym
+{
+T 46800 51200 5 8 0 0 90 2 1
+device=none
+}
+C 46400 50800 1 270 1 busripper-2.sym
+{
+T 46800 50800 5 8 0 0 90 2 1
+device=none
+}
+N 46200 50800 46400 50800 4
+{
+T 46700 50700 5 10 1 1 0 0 1
+netname=SDA
+}
+N 46200 51200 46400 51200 4
+{
+T 46700 51100 5 10 1 1 0 0 1
+netname=SCL
+}
+C 48700 50000 1 0 0 connector5-2.sym
+{
+T 49000 52450 5 10 0 0 180 8 1
+device=CONNECTOR_5
+T 49400 49750 5 10 1 1 180 2 1
+footprint=GSIP5
+T 49400 52500 5 10 1 1 180 2 1
+refdes=OUT
+}
+C 48300 50300 1 270 1 gnd-1.sym
+N 48600 50400 48700 50400 4
+C 48800 52100 1 0 1 3.3V-plus-1.sym
+N 48600 52100 48600 52000 4
+N 48600 52000 48700 52000 4
+C 48600 51200 1 90 0 busripper-2.sym
+{
+T 48200 51200 5 8 0 0 90 0 1
+device=none
+}
+C 48600 50800 1 90 0 busripper-2.sym
+{
+T 48200 50800 5 8 0 0 90 0 1
+device=none
+}
+N 48700 50800 48600 50800 4
+{
+T 48300 50700 5 10 1 1 0 6 1
+netname=SDA
+}
+N 48700 51200 48600 51200 4
+{
+T 48300 51100 5 10 1 1 0 6 1
+netname=SCL
+}
+C 47900 53000 1 270 1 busripper-2.sym
+{
+T 48300 53000 5 8 0 0 90 2 1
+device=none
+}
+N 47600 53000 47900 53000 4
+{
+T 48200 52900 5 10 1 1 0 0 1
+netname=DetectLV
+}
+N 46200 51600 46800 51600 4
+N 48100 51600 48700 51600 4
+C 46800 51200 1 0 0 DIP3.sym
+{
+T 48200 52275 5 8 0 0 0 0 1
+device=SWITCH_DIP4
+T 47100 52450 5 10 1 1 0 0 1
+refdes=U6
+T 47700 51100 5 10 1 1 90 6 1
+footprint=CT2193LPST_3
+}
+N 48100 52200 48200 52200 4
+N 48200 52200 48200 52700 4
+N 46600 52700 48200 52700 4
+N 47600 52700 47600 53000 4
+N 46800 51900 46600 51900 4
+N 46600 51900 46600 52700 4
+N 46800 52200 46700 52200 4
+N 46700 52200 46700 51600 4
+N 48100 51900 48200 51900 4
+N 48200 51900 48200 51600 4
+N 42700 52600 42600 52600 4
+{
+T 43000 52500 5 10 1 1 0 0 1
+netname=HotIn
+}
+C 42700 52600 1 270 1 busripper-2.sym
+{
+T 43100 52600 5 8 0 0 90 2 1
+device=none
+}
+N 36400 50000 36600 50000 4
+N 36600 50000 36600 49900 4
+N 36600 49900 36800 49900 4
+N 36400 49700 36600 49700 4
+N 36600 49700 36600 49500 4
+N 36600 49500 36800 49500 4
+C 42600 51800 1 0 1 connector2-2.sym
+{
+T 42300 53050 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 41900 53100 5 10 1 1 0 0 1
+refdes=ACIN
+T 41900 51550 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+N 42700 50500 42600 50500 4
+{
+T 43000 50400 5 10 1 1 0 0 1
+netname=Neutral
+}
+C 42700 50500 1 270 1 busripper-2.sym
+{
+T 43100 50500 5 8 0 0 90 2 1
+device=none
+}
+N 42700 50900 42600 50900 4
+{
+T 43000 50800 5 10 1 1 0 0 1
+netname=HotIn
+}
+C 42700 50900 1 270 1 busripper-2.sym
+{
+T 43100 50900 5 8 0 0 90 2 1
+device=none
+}
+C 42600 50100 1 0 1 connector2-2.sym
+{
+T 42300 51350 5 10 0 0 0 6 1
+device=CONNECTOR_2
+T 41900 51400 5 10 1 1 0 0 1
+refdes=ACOUT
+T 41900 49850 5 10 1 1 0 0 1
+footprint=TERM_2_5MM
+}
+B 41700 49500 7900 3900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 41800 48300 9 10 1 0 0 0 1
+12/2/14
+N 39700 49500 39600 49500 4
+{
+T 40000 49400 5 10 1 1 0 0 1
+netname=Switch
+}
+C 39700 49500 1 270 1 busripper-2.sym
+{
+T 40100 49500 5 8 0 0 90 2 1
+device=none
+}
+C 43600 54900 1 90 0 busripper-2.sym
+{
+T 43200 54900 5 8 0 0 90 0 1
+device=none
+}
 

--- /dev/null
+++ b/schem/Boards/Modules/MRF24J40MA_Radio_Module/MRF24J40MA_Radio_Module.net
@@ -1,1 +1,18 @@
+unnamed_net6	S1-2 U1-6 
+unnamed_net5	U1-3 PROGPIC-4 
+unnamed_net4	U1-2 PROGPIC-3 
+unnamed_net3	U1-1 PROGPIC-2 
+SCK	U1-15 U3-6 
+SDO	U1-16 U3-5 
+INT	U1-11 U3-4 
+WAKE	U1-18 U3-3 
+RESET	U1-10 U3-2 
+SDI	U1-17 U3-7 
+CS	U1-14 U3-8 
+unnamed_net2	J1-2 OUT-2 
+GND	S1-1 U1-19 PROGPIC-5 C1-1 U3-1 U3-11 U3-12 U2-7 U2-3 U2-2 U2-4 U2-1 OUT-5 IN-5 
+SDA	U1-13 U2-5 OUT-4 IN-4 
+SCL	U1-12 U2-6 OUT-3 IN-3 
+unnamed_net1	J1-1 IN-2 
++3.3V	PROGPIC-1 U1-20 C1-2 U3-10 U?-? OUT-1 IN-1 
 

--- /dev/null
+++ b/schem/Boards/Modules/MRF24J40MA_Radio_Module/MRF24J40MA_Radio_Module.pcb
@@ -1,1 +1,1474 @@
-
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 112000 126000]
+
+Grid[500.0 0 0 0]
+Cursor[97500 53500 0.000000]
+PolyArea[200000000.000000]
+Thermal[0.500000]
+DRC[800 800 800 800 1300 800]
+Flags("showdrc,nameonpcb,uniquename,clearnew,snappin")
+Groups("1,c:2:3:4:5:6,s:7:8")
+Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[0 1800 800 1000 800]
+	SymbolLine[800 1000 800 5000 800]
+	SymbolLine[0 5000 1500 5000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 2800 1500 2800 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[2000 3300 2000 4500 800]
+	SymbolLine[2000 3300 1500 2800 800]
+	SymbolLine[2000 2300 1500 2800 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3500 2000 1000 800]
+	SymbolLine[0 3500 2500 3500 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 2800 2000 3300 800]
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3300 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[500 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3700 0 4500 800]
+	SymbolLine[0 3700 700 3000 800]
+	SymbolLine[700 3000 1300 3000 800]
+	SymbolLine[1300 3000 2000 3700 800]
+	SymbolLine[2000 3700 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2300 700 3000 800]
+	SymbolLine[0 1500 0 2300 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[1300 3000 2000 2300 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[500 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 2000 0 5000 800]
+	SymbolLine[0 2000 700 1000 800]
+	SymbolLine[700 1000 1800 1000 800]
+	SymbolLine[1800 1000 2500 2000 800]
+	SymbolLine[2500 2000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3300 2500 4500 800]
+	SymbolLine[2000 2800 2500 3300 800]
+	SymbolLine[500 2800 2000 2800 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2300 800]
+	SymbolLine[2000 2800 2500 2300 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[700 5000 2000 5000 800]
+	SymbolLine[0 4300 700 5000 800]
+	SymbolLine[0 1700 0 4300 800]
+	SymbolLine[0 1700 700 1000 800]
+	SymbolLine[700 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1800 1000 2500 1700 800]
+	SymbolLine[2500 1700 2500 4300 800]
+	SymbolLine[1800 5000 2500 4300 800]
+	SymbolLine[0 5000 1800 5000 800]
+	SymbolLine[0 1000 1800 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 2800 1500 2800 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[700 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 4500 0 4000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 3000 800]
+	SymbolLine[1500 3000 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2500 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 3500 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1300 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 1000 5000 800]
+	SymbolLine[1000 5000 2000 1000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 5000 800]
+	SymbolLine[500 5000 1500 3000 800]
+	SymbolLine[1500 3000 2500 5000 800]
+	SymbolLine[2500 5000 3000 3000 800]
+	SymbolLine[3000 3000 3000 1000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 5000 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 1000 3000 800]
+	SymbolLine[1000 3000 2000 1000 800]
+	SymbolLine[1000 3000 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2100 1000]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2100 1000]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 1000 5000 800]
+	SymbolLine[2000 3000 1000 5000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mil")
+Via[35500 51000 3600 2000 0 2000 "" ""]
+Via[85000 50000 3600 2000 0 2000 "" ""]
+Via[71500 49000 3600 2000 0 2000 "" ""]
+Via[76500 49000 3600 2000 0 2000 "" ""]
+Via[80500 52000 3600 2000 0 2000 "" ""]
+Via[84000 55500 3600 2000 0 2000 "" ""]
+Via[84000 43000 3600 2000 0 2000 "" ""]
+Via[50000 38000 3600 2000 0 2000 "" ""]
+Via[98000 30500 3600 2000 0 2000 "" ""]
+Via[56000 61500 3600 2000 0 2000 "" ""]
+Via[77500 14000 3600 2000 0 2000 "" ""]
+Via[95000 11000 3600 2000 0 2000 "" ""]
+Via[79500 21000 3600 2000 0 2000 "" ""]
+Via[79000 28000 3600 2000 0 2000 "" ""]
+
+Element["" "GSIP5" "PROGPIC" "unknown" 22000 7500 49000 -3500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square,edge2"]
+	Pin[10000 0 7000 3000 7600 3800 "2" "2" "edge2"]
+	Pin[20000 0 7000 3000 7600 3800 "3" "3" "edge2"]
+	Pin[30000 0 7000 3000 7600 3800 "4" "4" "edge2"]
+	Pin[40000 0 7000 3000 7600 3800 "5" "5" "edge2"]
+	ElementLine [0 5000 40000 5000 2000]
+	ElementLine [0 -5000 40000 -5000 2000]
+	ElementLine [5000 -5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 270 180 2000]
+	ElementArc [40000 0 5000 5000 90 180 2000]
+
+	)
+
+Element["onsolder" "0805" "C1" "100nF" 58457 19000 8151 3150 0 100 "auto"]
+(
+	Attribute("device" "CAPACITOR")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["onsolder" "SO8" "U2" "unknown" 38000 48250 -9250 -16250 0 100 "auto"]
+(
+	Attribute("device" "MV85RC04V")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-7500 -13500 -7500 -7000 2000 1000 3000 "NC" "1" "onsolder,square"]
+	Pad[-2500 -13500 -2500 -7000 2000 1000 3000 "A1" "2" "onsolder,square"]
+	Pad[2500 -13500 2500 -7000 2000 1000 3000 "A2" "3" "onsolder,square"]
+	Pad[7500 -13500 7500 -7000 2000 1000 3000 "VSS" "4" "onsolder,square"]
+	Pad[7500 7000 7500 13500 2000 1000 3000 "SDA" "5" "onsolder,square,edge2"]
+	Pad[2500 7000 2500 13500 2000 1000 3000 "SCL" "6" "onsolder,square,edge2"]
+	Pad[-2500 7000 -2500 13500 2000 1000 3000 "WP" "7" "onsolder,square,edge2"]
+	Pad[-7500 7000 -7500 13500 2000 1000 3000 "8" "8" "onsolder,square,edge2"]
+	ElementLine [-9500 -15500 9500 -15500 1000]
+	ElementLine [9500 -15500 9500 15500 1000]
+	ElementLine [-9500 15500 9500 15500 1000]
+	ElementLine [-9500 -15500 -9500 -2500 1000]
+	ElementLine [-9500 2500 -9500 15500 1000]
+	ElementArc [-9500 0 2500 2500 90 180 1000]
+
+	)
+
+Element["onsolder" "JMP_SLDR-2N" "J1" "unknown" 90000 24500 -13000 2750 0 100 "auto"]
+(
+	Attribute("device" "JUMPER")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[-3000 -1250 -3000 1250 5000 2000 7000 "1" "1" "onsolder,octagon"]
+	Pad[-1750 -2500 -1750 2500 2500 2000 4500 "1" "1" "onsolder,square"]
+	Pad[3000 -1250 3000 1250 5000 2000 7000 "2" "2" "onsolder,octagon"]
+	Pad[1750 -2500 1750 2500 2500 2000 4500 "2" "2" "onsolder,square"]
+	ElementLine [3000 -5250 -3000 -5250 1000]
+	ElementLine [3000 5250 -3000 5250 1000]
+	ElementArc [-3000 1250 4000 4000 0 90 1000]
+	ElementArc [-3000 -1250 4000 4000 270 90 1000]
+	ElementArc [3000 -1250 4000 4000 180 90 1000]
+	ElementArc [3000 1250 4000 4000 90 90 1000]
+
+	)
+
+Element["" "GSIP5" "OUT" "unknown" 104000 14500 -4000 -13000 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "IN" "unknown" 7500 14500 -2500 -12500 0 100 ""]
+(
+	Attribute("device" "CONNECTOR_5")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["onsolder" "CHS01TA" "S1" "unknown" 88335 6000 -6169 11437 0 100 "auto"]
+(
+	Attribute("device" "SPST")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[11654 0 14016 0 3937 0 3937 "1" "1" "onsolder,square,edge2"]
+	Pad[-14016 0 -11654 0 3937 0 3937 "2" "2" "onsolder,square"]
+	ElementLine [-17953 3937 17953 3937 1000]
+	ElementLine [17953 -3937 17953 3937 1000]
+	ElementLine [-17953 -3937 17953 -3937 1000]
+	ElementLine [-17953 -3937 -17953 3937 1000]
+	ElementLine [0 0 3937 -3937 1000]
+	ElementLine [0 0 -3937 -3937 1000]
+
+	)
+
+Element["onsolder" "Shrink small outline package, .65mm, wide" "U1" "SSOP20" 63600 37300 3800 13000 0 100 "auto"]
+(
+	Pad[0 -4400 0 -2200 1600 3000 2200 "1" "1" "onsolder"]
+	Pad[2600 -4400 2600 -2200 1600 3000 2200 "2" "2" "onsolder,square"]
+	Pad[5100 -4400 5100 -2200 1600 3000 2200 "3" "3" "onsolder,square"]
+	Pad[7700 -4400 7700 -2200 1600 3000 2200 "4" "4" "onsolder,square"]
+	Pad[10300 -4400 10300 -2200 1600 3000 2200 "5" "5" "onsolder,square"]
+	Pad[12800 -4400 12800 -2200 1600 3000 2200 "6" "6" "onsolder,square"]
+	Pad[15400 -4400 15400 -2200 1600 3000 2200 "7" "7" "onsolder,square"]
+	Pad[17900 -4400 17900 -2200 1600 3000 2200 "8" "8" "onsolder,square"]
+	Pad[20500 -4400 20500 -2200 1600 3000 2200 "9" "9" "onsolder,square"]
+	Pad[23100 -4400 23100 -2200 1600 3000 2200 "10" "10" "onsolder,square"]
+	Pad[23100 24200 23100 26400 1600 3000 2200 "11" "11" "onsolder,square,edge2"]
+	Pad[20500 24200 20500 26400 1600 3000 2200 "12" "12" "onsolder,square,edge2"]
+	Pad[18000 24200 18000 26400 1600 3000 2200 "13" "13" "onsolder,square,edge2"]
+	Pad[15400 24200 15400 26400 1600 3000 2200 "14" "14" "onsolder,square,edge2"]
+	Pad[12800 24200 12800 26400 1600 3000 2200 "15" "15" "onsolder,square,edge2"]
+	Pad[10300 24200 10300 26400 1600 3000 2200 "16" "16" "onsolder,square,edge2"]
+	Pad[7700 24200 7700 26400 1600 3000 2200 "17" "17" "onsolder,square,edge2"]
+	Pad[5200 24200 5200 26400 1600 3000 2200 "18" "18" "onsolder,square,edge2"]
+	Pad[2600 24200 2600 26400 1600 3000 2200 "19" "19" "onsolder,square,edge2"]
+	Pad[0 24200 0 26400 1600 3000 2200 "20" "20" "onsolder,square,edge2"]
+	ElementLine [-2200 -6200 -2200 8500 1000]
+	ElementLine [-2200 13500 -2200 28200 1000]
+	ElementLine [-2200 28200 25300 28200 1000]
+	ElementLine [25300 -6200 25300 28200 1000]
+	ElementLine [-2200 -6200 25300 -6200 1000]
+	ElementArc [-2200 11000 2500 2500 90 180 1000]
+
+	)
+
+Element["" "MRF24J40MA_SMD" "U3" "unknown" 56000 45500 44000 72563 0 100 ""]
+(
+	Attribute("device" "MRF24J40MA")
+	Attribute("manufacturer" "unknown")
+	Attribute("manufacturer_part_number" "unknown")
+	Attribute("vendor" "unknown")
+	Attribute("vendor_part_number" "unknown")
+	Pad[35000 25000 35000 25000 8000 0 8000 "GND" "1" "square,edge2"]
+	Pad[35000 15000 35000 15000 8000 0 8000 "RESET" "2" "square,edge2"]
+	Pad[35000 5000 35000 5000 8000 0 8000 "WAKE" "3" "square,edge2"]
+	Pad[35000 -5000 35000 -5000 8000 0 8000 "INT" "4" "square,edge2"]
+	Pad[35000 -15000 35000 -15000 8000 0 8000 "SDI" "5" "square,edge2"]
+	Pad[35000 -25000 35000 -25000 8000 0 8000 "SCK" "6" "square,edge2"]
+	Pad[-35000 -25000 -35000 -25000 8000 0 8000 "SDO" "7" "square"]
+	Pad[-35000 -15000 -35000 -15000 8000 0 8000 "CS" "8" "square"]
+	Pad[-35000 -5000 -35000 -5000 8000 0 8000 "NC" "9" "square"]
+	Pad[-35000 5000 -35000 5000 8000 0 8000 "Vin" "10" "square"]
+	Pad[-35000 15000 -35000 15000 8000 0 8000 "GND" "11" "square"]
+	Pad[-35000 25000 -35000 25000 8000 0 8000 "GND" "12" "square"]
+	ElementLine [-40969 -30969 40969 -30969 1000]
+	ElementLine [40969 -30969 40969 78500 1000]
+	ElementLine [-40969 78500 40969 78500 1000]
+	ElementLine [-40969 -30969 -40969 78500 1000]
+	ElementLine [0 74563 3937 78500 1000]
+	ElementLine [0 74563 -3937 78500 1000]
+
+	)
+Layer(1 "top")
+(
+	Line[21000 70500 21000 60500 1000 2000 "clearline"]
+	Line[21000 60500 13500 60500 1000 2000 "clearline"]
+	Line[13500 60500 7500 54500 1000 2000 "clearline"]
+	Line[21000 50500 11500 50500 1000 2000 "clearline"]
+	Line[11500 50500 10500 49500 1000 2000 "clearline"]
+	Line[10500 49500 3000 49500 1000 2000 "clearline"]
+	Line[3000 49500 2500 49000 1000 2000 "clearline"]
+	Line[2500 49000 2500 19500 1000 2000 "clearline"]
+	Line[2500 19500 7500 14500 1000 2000 "clearline"]
+	Line[35500 51000 29000 51000 1000 2000 "clearline"]
+	Line[29000 51000 27500 52500 1000 2000 "clearline"]
+	Line[27500 52500 27500 58000 1000 2000 "clearline"]
+	Line[27500 58000 25500 60000 1000 2000 "clearline"]
+	Line[25500 60000 21500 60000 1000 2000 "clearline"]
+	Line[21500 60000 21000 60500 1000 2000 "clearline"]
+	Line[7500 24500 10000 24500 1000 2000 "clearline"]
+	Line[10000 24500 15000 19500 1000 2000 "clearline"]
+	Line[15000 19500 15000 15000 1000 2000 "clearline"]
+	Line[15000 15000 16000 14000 1000 2000 "clearline"]
+	Line[67500 7500 62000 7500 1000 2000 "clearline"]
+	Line[85500 50000 90500 50000 1000 2000 "clearline"]
+	Line[90500 50000 91000 50500 1000 2000 "clearline"]
+	Line[84000 43000 88500 43000 1000 2000 "clearline"]
+	Line[84000 55500 46000 55500 1000 2000 "clearline"]
+	Line[46000 55500 37000 46500 1000 2000 "clearline"]
+	Line[37000 46500 37000 39000 1000 2000 "clearline"]
+	Line[37000 39000 28500 30500 1000 2000 "clearline"]
+	Line[28500 30500 21000 30500 1000 2000 "clearline"]
+	Line[71500 49000 42500 49000 1000 2000 "clearline"]
+	Line[42500 49000 39000 45500 1000 2000 "clearline"]
+	Line[39000 45500 39000 32000 1000 2000 "clearline"]
+	Line[39000 32000 27500 20500 1000 2000 "clearline"]
+	Line[27500 20500 21000 20500 1000 2000 "clearline"]
+	Line[66500 23500 56500 23500 1000 2000 "clearline"]
+	Line[56500 23500 50000 30000 1000 2000 "clearline"]
+	Line[50000 30000 50000 38000 1000 2000 "clearline"]
+	Line[79000 44000 80500 45500 1000 2000 "clearline"]
+	Line[80500 45500 80500 52000 1000 2000 "clearline"]
+	Line[83500 31000 90500 31000 1000 2000 "clearline"]
+	Line[90500 31000 91000 30500 1000 2000 "clearline"]
+	Line[91000 20500 80000 20500 1000 2000 "clearline"]
+	Line[98000 30500 98000 58500 1000 2000 "clearline"]
+	Line[98000 58500 96000 60500 1000 2000 "clearline"]
+	Line[96000 60500 91000 60500 1000 2000 "clearline"]
+	Line[67500 7500 69500 9500 1000 2000 "clearline"]
+	Line[69500 9500 80000 9500 1000 2000 "clearline"]
+	Line[80000 9500 81500 11000 1000 2000 "clearline"]
+	Line[81500 11000 81500 16500 1000 2000 "clearline"]
+	Line[81500 16500 80000 18000 1000 2000 "clearline"]
+	Line[80000 18000 72000 18000 1000 2000 "clearline"]
+	Line[66500 23500 72000 18000 1000 2000 "clearline"]
+	Line[16000 14000 77500 14000 1000 2000 "clearline"]
+	Line[95000 11000 81500 11000 1000 2000 "clearline"]
+	Line[56000 64500 62000 70500 1000 2000 "clearline"]
+	Line[56000 61500 56000 64500 1000 2000 "clearline"]
+	Line[103000 70500 104000 69500 1000 2000 "clearline"]
+	Line[104000 69500 104000 54500 1000 2000 "clearline"]
+	Line[88500 43000 91000 40500 1000 2000 "clearline"]
+	Line[79000 44000 79000 27500 1000 2000 "clearline"]
+	Line[83500 31000 82500 30000 1000 2000 "clearline"]
+	Line[82500 30000 82500 25500 1000 2000 "clearline"]
+	Line[82500 25500 81500 24500 1000 2000 "clearline"]
+	Line[81500 24500 76500 24500 1000 2000 "clearline"]
+	Line[76500 24500 75500 25500 1000 2000 "clearline"]
+	Line[75500 25500 75500 48000 1000 2000 "clearline"]
+	Line[75500 48000 76500 49000 1000 2000 "clearline"]
+	Line[103000 70500 62000 70500 1000 2000 "clearline"]
+)
+Layer(2 "ground")
+(
+)
+Layer(3 "signal2")
+(
+)
+Layer(4 "signal3")
+(
+)
+Layer(5 "power")
+(
+)
+Layer(6 "bottom")
+(
+	Line[104000 24500 93000 24500 1000 2000 "clearline"]
+	Line[62000 19000 62000 7500 1000 2000 "clearline"]
+	Line[35500 58500 35500 38000 1000 2000 "clearline"]
+	Line[30500 38000 45500 38000 1000 2000 "clearline"]
+	Line[42000 7500 42000 24000 1000 2000 "clearline"]
+	Line[42000 24000 44000 26000 1000 2000 "clearline"]
+	Line[52000 7500 50000 7500 1000 2000 "clearline"]
+	Line[50000 7500 44000 13500 1000 2000 "clearline"]
+	Line[44000 13500 44000 23000 1000 2000 "clearline"]
+	Line[44000 23000 45000 24000 1000 2000 "clearline"]
+	Line[32000 7500 34500 7500 1000 2000 "clearline"]
+	Line[34500 7500 40000 13000 1000 2000 "clearline"]
+	Line[40000 13000 40000 25000 1000 2000 "clearline"]
+	Line[40000 25000 43000 28000 1000 2000 "clearline"]
+	Line[43000 28000 58000 28000 1000 2000 "clearline"]
+	Line[9000 7500 7500 9000 1000 2000 "clearline"]
+	Line[7500 9000 7500 14500 1000 2000 "clearline"]
+	Line[22000 7500 22000 5500 1000 2000 "clearline"]
+	Line[22000 5500 25000 2500 1000 2000 "clearline"]
+	Line[7500 44500 12500 44500 1000 2000 "clearline"]
+	Line[12500 44500 17000 49000 1000 2000 "clearline"]
+	Line[17000 49000 17000 62500 1000 2000 "clearline"]
+	Line[7500 34500 12000 34500 1000 2000 "clearline"]
+	Line[12000 34500 19000 41500 1000 2000 "clearline"]
+	Line[19000 41500 19000 61500 1000 2000 "clearline"]
+	Line[19000 61500 23000 65500 1000 2000 "clearline"]
+	Line[23000 65500 39500 65500 1000 2000 "clearline"]
+	Line[39500 65500 40500 64500 1000 2000 "clearline"]
+	Line[40500 64500 40500 58500 1000 2000 "clearline"]
+	Line[104000 44500 103000 44500 1000 2000 "clearline"]
+	Line[103000 44500 98500 49000 1000 2000 "clearline"]
+	Line[98500 49000 98500 62500 1000 2000 "clearline"]
+	Line[96500 61500 96500 42000 1000 2000 "clearline"]
+	Line[96500 42000 104000 34500 1000 2000 "clearline"]
+	Line[57000 2500 57000 11500 1000 2000 "clearline"]
+	Line[57000 11500 54500 14000 1000 2000 "clearline"]
+	Line[54500 14000 54500 18586 1000 2000 "clearline"]
+	Line[54500 18586 54914 19000 1000 2000 "clearline"]
+	Line[9000 7500 23500 7500 1000 2000 "clearline"]
+	Line[23500 7500 28500 12500 1000 2000 "clearline"]
+	Line[28500 12500 36500 12500 1000 2000 "clearline"]
+	Line[36500 12500 38000 14000 1000 2000 "clearline"]
+	Line[38000 14000 38000 26000 1000 2000 "clearline"]
+	Line[38000 26000 42000 30000 1000 2000 "clearline"]
+	Line[42000 30000 56500 30000 1000 2000 "clearline"]
+	Line[56500 30000 60500 34000 1000 2000 "clearline"]
+	Line[60500 34000 60500 54000 1000 2000 "clearline"]
+	Line[51000 65000 49500 63500 1000 2000 "clearline"]
+	Line[49500 63500 49500 53500 1000 2000 "clearline"]
+	Line[49500 53500 47000 51000 1000 2000 "clearline"]
+	Line[47000 51000 35500 51000 1000 2000 "clearline"]
+	Line[84000 14000 87000 17000 1000 2000 "clearline"]
+	Line[87000 17000 87000 24500 1000 2000 "clearline"]
+	Line[71400 49100 71500 49000 1000 2000 "clearline"]
+	Line[68900 51900 68000 51000 1000 2000 "clearline"]
+	Line[68000 51000 68000 47000 1000 2000 "clearline"]
+	Line[68000 47000 69500 45500 1000 2000 "clearline"]
+	Line[69500 45500 80500 45500 1000 2000 "clearline"]
+	Line[80500 45500 85000 50000 1000 2000 "clearline"]
+	Line[74000 51500 76500 49000 1000 2000 "clearline"]
+	Line[77500 52500 80000 52500 1000 2000 "clearline"]
+	Line[80000 52500 80500 52000 1000 2000 "clearline"]
+	Line[79100 57400 80500 56000 1000 2000 "clearline"]
+	Line[80500 56000 83500 56000 1000 2000 "clearline"]
+	Line[83500 56000 84000 55500 1000 2000 "clearline"]
+	Line[86800 60300 88200 60300 1000 2000 "clearline"]
+	Line[88200 60300 90500 58000 1000 2000 "clearline"]
+	Line[90500 58000 90500 49500 1000 2000 "clearline"]
+	Line[90500 49500 84000 43000 1000 2000 "clearline"]
+	Line[50000 38000 46000 38000 1000 2000 "clearline"]
+	Line[56000 61500 56000 65000 1000 2000 "clearline"]
+	Line[104000 34500 105500 34500 1000 2000 "clearline"]
+	Line[105500 34500 109000 38000 1000 2000 "clearline"]
+	Line[109000 38000 109000 64500 1000 2000 "clearline"]
+	Line[109000 64500 104000 69500 1000 2000 "clearline"]
+	Line[2500 57000 2500 39500 1000 2000 "clearline"]
+	Line[2500 39500 7500 34500 1000 2000 "clearline"]
+	Line[25000 2500 82500 2500 1000 2000 "clearline"]
+	Line[82500 2500 84000 4000 1000 2000 "clearline"]
+	Line[84000 4000 84000 9000 1000 2000 "clearline"]
+	Line[84000 9000 89500 14500 1000 2000 "clearline"]
+	Line[89500 14500 104000 14500 1000 2000 "clearline"]
+	Line[84000 14000 77500 14000 1000 2000 "clearline"]
+	Line[75500 5500 69500 11500 1000 2000 "clearline"]
+	Line[95000 11000 95000 7500 1000 2000 "clearline"]
+	Line[95000 7500 97000 5500 1000 2000 "clearline"]
+	Line[97000 5500 101169 5500 1000 2000 "clearline"]
+	Line[84200 27300 87000 24500 1000 2000 "clearline"]
+	Line[84200 27300 84200 33900 1000 2000 "clearline"]
+	Line[84200 33900 84100 34000 1000 2000 "clearline"]
+	Line[68700 34000 68700 31200 1000 2000 "clearline"]
+	Line[68700 31200 67500 30000 1000 2000 "clearline"]
+	Line[67500 30000 67500 28500 1000 2000 "clearline"]
+	Line[67500 28500 63000 24000 1000 2000 "clearline"]
+	Line[45000 24000 63000 24000 1000 2000 "clearline"]
+	Line[66200 34000 66200 31700 1000 2000 "clearline"]
+	Line[66200 31700 60500 26000 1000 2000 "clearline"]
+	Line[44000 26000 60500 26000 1000 2000 "clearline"]
+	Line[63600 34000 63600 33600 1000 2000 "clearline"]
+	Line[63600 33600 58000 28000 1000 2000 "clearline"]
+	Line[69500 11500 69500 28500 1000 2000 "clearline"]
+	Line[69500 28500 71500 30500 1000 2000 "clearline"]
+	Line[71500 30500 76500 30500 1000 2000 "clearline"]
+	Line[76500 30500 76500 33900 1000 2000 "clearline"]
+	Line[76500 33900 76400 34000 1000 2000 "clearline"]
+	Line[63600 62600 63600 57100 1000 2000 "clearline"]
+	Line[63600 57100 60500 54000 1000 2000 "clearline"]
+	Line[69000 52000 69000 62400 1000 2000 "clearline"]
+	Line[69000 62400 68800 62600 1000 2000 "clearline"]
+	Line[71500 49000 71500 62400 1000 2000 "clearline"]
+	Line[71500 62400 71300 62600 1000 2000 "clearline"]
+	Line[74000 51500 74000 62500 1000 2000 "clearline"]
+	Line[74000 62500 73900 62600 1000 2000 "clearline"]
+	Line[79000 62600 79000 57500 1000 2000 "clearline"]
+	Line[79000 57500 79250 57250 1000 2000 "clearline"]
+	Line[76400 62600 76400 53600 1000 2000 "clearline"]
+	Line[77500 52500 76400 53600 1000 2000 "clearline"]
+	Line[86700 34000 94500 34000 1000 2000 "clearline"]
+	Line[94500 34000 98000 30500 1000 2000 "clearline"]
+	Line[79500 21000 79500 27000 1000 2000 "clearline"]
+	Line[79500 27000 79000 27500 1000 2000 "clearline"]
+	Line[2500 57000 19000 73500 1000 2000 "clearline"]
+	Line[19000 73500 100000 73500 1000 2000 "clearline"]
+	Line[100000 73500 104250 69250 1000 2000 "clearline"]
+	Line[17000 62500 26000 71500 1000 2000 "clearline"]
+	Line[81600 62600 81600 71400 1000 2000 "clearline"]
+	Line[81600 71400 81500 71500 1000 2000 "clearline"]
+	Line[51000 65000 56500 65000 1000 2000 "clearline"]
+	Line[56500 65000 58500 67000 1000 2000 "clearline"]
+	Line[66200 62600 66200 65800 1000 2000 "clearline"]
+	Line[66200 65800 65000 67000 1000 2000 "clearline"]
+	Line[65000 67000 58500 67000 1000 2000 "clearline"]
+	Line[26000 71500 89500 71500 1000 2000 "clearline"]
+	Line[89500 71500 98500 62500 1000 2000 "clearline"]
+	Line[84100 62600 84100 66600 1000 2000 "clearline"]
+	Line[84100 66600 85000 67500 1000 2000 "clearline"]
+	Line[85000 67500 90500 67500 1000 2000 "clearline"]
+	Line[90500 67500 96500 61500 1000 2000 "clearline"]
+	Line[45500 58500 45500 71500 1000 2000 "clearline"]
+)
+Layer(7 "outline")
+(
+	Line[0 0 112000 0 1000 2000 "clearline"]
+	Line[112000 0 112000 126000 1000 2000 "clearline,selected"]
+	Line[112000 126000 0 126000 1000 2000 "clearline"]
+	Line[0 126000 0 0 1000 2000 "clearline"]
+)
+Layer(8 "spare")
+(
+)
+Layer(9 "silk")
+(
+	Text[2000 124500 0 100 "MRF24J40MA Radio Module" "clearline,onsolder"]
+	Text[78500 124500 0 100 "r1" "clearline,onsolder"]
+	Text[86000 78500 0 100 "OSHW" "clearline,onsolder"]
+	Text[8000 100000 0 100 "Dr" "clearline,onsolder"]
+	Text[23500 96000 0 100 "erzinia" "clearline,onsolder"]
+	Polygon("pin,via")
+	(
+		[93935 90121] [94016 90050] [94044 89905] [94070 89769] [94314 88445] 
+		[94396 88353] [94460 88331] [95410 87941] [95416 87935] [95470 87913] 
+		[95595 87924] [96696 88678] [96810 88760] [96935 88846] [97044 88835] 
+		[97146 88727] [97249 88630] [98171 87707] [98182 87599] [98096 87474] 
+		[98014 87355] [97277 86281] [97271 86162] [97292 86096] [97535 85614] 
+		[97721 85103] [97744 85049] [97841 84967] [99105 84734] [99241 84707] 
+		[99392 84680] [99457 84599] [99457 82998] [99392 82912] [99241 82889] 
+		[99105 82863] [97873 82635] [97787 82553] [97770 82510] [97581 81945] 
+		[97325 81409] [97314 81370] [97320 81252] [98020 80237] [98096 80123] 
+		[98182 79998] [98171 79889] [98069 79781] [97966 79684] [97044 78762] 
+		[96935 78751] [96810 78837] [96696 78913] [95703 79591] [95584 79596] 
+		[95378 79482] [95253 79417] [95041 79309] [94949 79342] [94862 79564] 
+		[94807 79689] [93945 81773] [93891 81902] [93831 82049] [93864 82152] 
+		[93999 82234] [94087 82298] [94421 82576] [94678 82925] [94842 83334] 
+		[94900 83785] [94762 84474] [94382 85038] [93820 85419] [93131 85559] 
+		[92444 85419] [91884 85038] [91506 84474] [91369 83785] [91427 83334] 
+		[91591 82925] [91846 82576] [92182 82298] [92269 82234] [92405 82152] 
+		[92437 82049] [92377 81902] [92323 81773] [91460 79689] [91406 79564] 
+		[91314 79342] [91280 79303] [91227 79309] [91016 79417] [90891 79482] 
+		[90685 79596] [90566 79591] [89573 78913] [89459 78837] [89334 78751] 
+		[89225 78762] [88303 79684] [88200 79781] [88096 79889] [88087 79998] 
+		[88173 80123] [88249 80237] [88949 81252] [88955 81370] [88944 81398] 
+		[88938 81409] [88685 81941] [88498 82505] [88498 82516] [88482 82553] 
+		[88389 82635] [87164 82863] [87023 82889] [86875 82917] [86812 82998] 
+		[86812 84599] [86875 84680] [87023 84707] [87164 84734] [88428 84967] 
+		[88520 85049] [88548 85103] [88732 85614] [88970 86096] [88998 86162] 
+		[88992 86281] [88249 87355] [88173 87474] [88087 87599] [88096 87707] 
+		[89019 88630] [89123 88727] [89225 88835] [89334 88846] [89459 88760] 
+		[89573 88678] [90674 87924] [90799 87913] [90853 87935] [90853 87941] 
+		[91807 88331] [91873 88353] [91955 88445] [92199 89769] [92225 89905] 
+		[92253 90050] [92334 90121] [93935 90121] 
+	)
+	Polygon("clearpoly")
+	(
+		[13497 107546] [13399 107523] [13331 107468] [13363 107331] [13475 106969] 
+		[13658 106405] [13903 105665] [14387 105874] [14273 106245] [14336 106375] 
+		[14494 106473] [14698 106534] [14898 106555] [15106 106494] [15662 106323] 
+		[16514 106058] [17614 105714] [18912 105307] [20359 104852] [21905 104365] 
+		[23501 103862] [25096 103358] [26643 102868] [28092 102408] [29392 101994] 
+		[30494 101641] [31350 101364] [31909 101180] [32123 101103] [32255 100928] 
+		[32284 100743] [32211 100552] [32039 100364] [31884 100294] [31606 100170] 
+		[31247 100011] [30845 99836] [30441 99665] [30075 99518] [29786 99412] 
+		[29615 99368] [29259 99355] [28962 99347] [28590 99401] [28008 99575] 
+		[27550 99728] [27150 99854] [26850 99940] [26695 99971] [26520 99870] 
+		[26328 99541] [26103 99152] [25831 98863] [25500 98661] [25094 98536] 
+		[24662 98429] [24312 98314] [24050 98177] [23830 98018] [23643 97840] 
+		[23214 98306] [22900 98617] [22640 98790] [22401 98839] [22148 98781] 
+		[21886 98685] [21668 98625] [21486 98605] [21330 98628] [21192 98695] 
+		[21064 98811] [20936 98976] [20800 99194] [20656 99406] [20437 99688] 
+		[20172 100004] [19890 100317] [19539 100711] [19264 101072] [19025 101455] 
+		[18784 101916] [18473 102506] [18228 102880] [18039 103047] [17898 103020] 
+		[17856 102915] [17810 102698] [17767 102401] [17732 102056] [17634 101338] 
+		[17472 100800] [17232 100412] [16903 100148] [16705 100030] [16573 99975] 
+		[16472 100024] [16371 100217] [16238 100595] [16039 101200] [15742 102072] 
+		[15316 103252] [14887 104420] [14584 105280] [14387 105874] [13903 105665] 
+		[14203 104774] [14549 103756] [14932 102635] [15346 101437] [17411 95479] 
+		[15599 89281] [16350 89147] [16365 89415] [16492 89971] [16722 90787] 
+		[17041 91834] [17195 91320] [17338 90983] [17457 90717] [17541 90422] 
+		[17509 90066] [17355 89708] [17176 89358] [17068 89028] [16964 89025] 
+		[16732 89030] [16488 89064] [16350 89147] [15599 89281] [15317 89317] 
+		[15104 89356] [14898 89374] [14719 89312] [14588 89110] [14574 88871] 
+		[14688 88718] [14870 88624] [15057 88564] [15963 88363] [16858 88133] 
+		[16810 88000] [16767 87892] [16735 87795] [16719 87698] [16724 87589] 
+		[16756 87454] [16821 87283] [16925 87062] [17254 86181] [17362 85460] 
+		[17351 84924] [17325 84598] [17282 84583] [17158 84647] [16973 84178] 
+		[17113 84088] [17272 83932] [17345 83827] [17422 83671] [17514 83434] 
+		[17633 83085] [17841 82564] [17977 82054] [17985 81603] [17917 81249] 
+		[17736 80888] [17407 80419] [17277 80229] [17155 80022] [17053 79825] 
+		[16988 79661] [16857 79300] [16703 78996] [16495 78705] [16207 78380] 
+		[15956 78111] [15779 77916] [15644 77776] [15520 77670] [15378 77575] 
+		[15187 77473] [14916 77341] [14535 77158] [14124 76984] [13848 76904] 
+		[13676 76880] [13577 76874] [13519 76844] [13470 76754] [13399 76564] 
+		[13274 76234] [12636 74932] [11764 73739] [11541 73486] [11346 73278] 
+		[11201 73137] [11126 73085] [11079 73111] [11024 73207] [10977 73405] 
+		[10958 73734] [10938 74368] [10878 74791] [10775 75012] [10627 75036] 
+		[10272 74929] [10001 74872] [9797 74869] [9641 74918] [9514 75024] 
+		[9398 75186] [9276 75405] [9128 75684] [9243 75797] [9506 76078] 
+		[9894 76504] [10387 77050] [10964 77694] [11603 78410] [12283 79175] 
+		[12983 79965] [13683 80755] [14360 81522] [14994 82242] [15563 82890] 
+		[16046 83443] [16423 83877] [16673 84168] [16773 84290] [16858 84235] 
+		[16973 84178] [17158 84647] [16967 84781] [16719 84981] [16475 85179] 
+		[16260 85341] [16096 85451] [16008 85491] [15900 85461] [15844 85378] 
+		[15842 85254] [15898 85103] [15958 84904] [15836 84713] [15672 84526] 
+		[15383 84190] [14985 83725] [14496 83154] [13935 82496] [13318 81772] 
+		[12664 81004] [11989 80213] [11314 79419] [10653 78643] [10026 77906] 
+		[9451 77230] [8944 76635] [8524 76142] [8208 75772] [8016 75546] 
+		[7637 75114] [7193 74620] [6741 74126] [6333 73692] [5498 72735] 
+		[4951 71893] [4652 71091] [4562 70252] [4669 69514] [4970 68891] 
+		[5439 68420] [6052 68135] [6712 68068] [7410 68201] [8135 68531] 
+		[8873 69051] [9104 69269] [9443 69619] [9843 70053] [10260 70522] 
+		[10719 71044] [11232 71616] [11737 72172] [12172 72640] [12551 73050] 
+		[12886 73431] [13212 73816] [13561 74238] [13967 74728] [14462 75321] 
+		[15079 76048] [15851 76942] [17143 78422] [18149 79567] [18894 80407] 
+		[19406 80970] [19619 81193] [19754 81299] [19856 81310] [19971 81249] 
+		[20142 81173] [20260 81221] [20343 81361] [20312 81531] [20155 81759] 
+		[19857 82075] [19579 82360] [19423 82570] [19344 82783] [19299 83077] 
+		[19238 84066] [19301 84921] [19491 85655] [19810 86283] [19981 86538] 
+		[20118 86733] [20231 86872] [20327 86965] [20416 87016] [20507 87035] 
+		[20609 87026] [20729 86997] [21019 86954] [21245 87043] [21419 87245] 
+		[21412 87467] [21240 87669] [20922 87809] [20759 87865] [20692 87918] 
+		[20773 88235] [20984 88978] [21284 90003] [21630 91167] [21979 92327] 
+		[22288 93340] [22514 94063] [22615 94350] [22739 94427] [23069 94617] 
+		[23580 94908] [24251 95287] [25060 95742] [25984 96260] [27000 96828] 
+		[28086 97434] [29175 98043] [30198 98617] [31135 99145] [31960 99613] 
+		[32652 100009] [33187 100318] [33543 100529] [33696 100627] [33845 100794] 
+		[33909 100937] [33857 101047] [33659 101183] [33250 101366] [32565 101619] 
+		[31541 101965] [30112 102427] [28214 103027] [25784 103788] [23597 104470] 
+		[21437 105139] [19383 105773] [17514 106346] [15912 106835] [14655 107214] 
+		[13823 107459] 
+	)
+	Polygon("clearpoly")
+	(
+		[17289 104450] [17221 104375] [17147 104283] [17089 104163] [17065 104002] 
+		[17080 103895] [17121 103766] [17178 103629] [17246 103496] [17315 103380] 
+		[17378 103294] [17428 103250] [17457 103262] [17505 103441] [17588 103748] 
+		[17697 104075] [17826 104318] [17966 104520] [17997 104644] [17942 104703] 
+		[17829 104709] [17682 104674] [17525 104611] [17386 104533] 
+	)
+)
+Layer(10 "silk")
+(
+)
+NetList()
+(
+	Net("+3.3V" "(unknown)")
+	(
+		Connect("C1-2")
+		Connect("IN-1")
+		Connect("OUT-1")
+		Connect("PROGPIC-1")
+		Connect("U1-20")
+		Connect("U3-10")
+		Connect("U?-?")
+	)
+	Net("CS" "(unknown)")
+	(
+		Connect("U1-14")
+		Connect("U3-8")
+	)
+	Net("GND" "(unknown)")
+	(
+		Connect("C1-1")
+		Connect("IN-5")
+		Connect("OUT-5")
+		Connect("PROGPIC-5")
+		Connect("S1-1")
+		Connect("U1-19")
+		Connect("U2-1")
+		Connect("U2-2")
+		Connect("U2-3")
+		Connect("U2-4")
+		Connect("U2-7")
+		Connect("U3-1")
+		Connect("U3-11")
+		Connect("U3-12")
+	)
+	Net("INT" "(unknown)")
+	(
+		Connect("U1-11")
+		Connect("U3-4")
+	)
+	Net("RESET" "(unknown)")
+	(
+		Connect("U1-10")
+		Connect("U3-2")
+	)
+	Net("SCK" "(unknown)")
+	(
+		Connect("U1-15")
+		Connect("U3-6")
+	)
+	Net("SCL" "(unknown)")
+	(
+		Connect("IN-3")
+		Connect("OUT-3")
+		Connect("U1-12")
+		Connect("U2-6")
+	)
+	Net("SDA" "(unknown)")
+	(
+		Connect("IN-4")
+		Connect("OUT-4")
+		Connect("U1-13")
+		Connect("U2-5")
+	)
+	Net("SDI" "(unknown)")
+	(
+		Connect("U1-17")
+		Connect("U3-7")
+	)
+	Net("SDO" "(unknown)")
+	(
+		Connect("U1-16")
+		Connect("U3-5")
+	)
+	Net("SIG" "(unknown)")
+	(
+		Connect("IN-2")
+		Connect("J1-1")
+		Connect("U1-9")
+	)
+	Net("unnamed_net1" "(unknown)")
+	(
+		Connect("J1-2")
+		Connect("OUT-2")
+	)
+	Net("unnamed_net2" "(unknown)")
+	(
+		Connect("PROGPIC-2")
+		Connect("U1-1")
+	)
+	Net("unnamed_net3" "(unknown)")
+	(
+		Connect("PROGPIC-3")
+		Connect("U1-2")
+	)
+	Net("unnamed_net4" "(unknown)")
+	(
+		Connect("PROGPIC-4")
+		Connect("U1-3")
+	)
+	Net("unnamed_net5" "(unknown)")
+	(
+		Connect("S1-2")
+		Connect("U1-6")
+	)
+	Net("WAKE" "(unknown)")
+	(
+		Connect("U1-18")
+		Connect("U3-3")
+	)
+)
+

--- /dev/null
+++ b/schem/Boards/Modules/MRF24J40MA_Radio_Module/MRF24J40MA_Radio_Module.sch
@@ -1,1 +1,402 @@
+v 20130925 2
+C 50700 45100 1 0 1 connector5-2.sym
+{
+T 50400 47550 5 10 0 0 180 2 1
+device=CONNECTOR_5
+T 50000 44850 5 10 1 1 180 8 1
+footprint=GSIP5
+T 50000 47600 5 10 1 1 180 8 1
+refdes=IN
+}
+C 51200 45400 1 90 0 gnd-1.sym
+N 50900 45500 50700 45500 4
+C 50600 47200 1 0 0 3.3V-plus-1.sym
+N 50800 47200 50800 47100 4
+N 50800 47100 50700 47100 4
+C 50900 46300 1 270 1 busripper-2.sym
+{
+T 51300 46300 5 8 0 0 90 2 1
+device=none
+}
+C 50900 45900 1 270 1 busripper-2.sym
+{
+T 51300 45900 5 8 0 0 90 2 1
+device=none
+}
+N 50700 45900 50900 45900 4
+{
+T 51200 45800 5 10 1 1 0 0 1
+netname=SDA
+}
+N 50700 46300 50900 46300 4
+{
+T 51200 46200 5 10 1 1 0 0 1
+netname=SCL
+}
+C 52500 45100 1 0 0 connector5-2.sym
+{
+T 52800 47550 5 10 0 0 180 8 1
+device=CONNECTOR_5
+T 53200 44850 5 10 1 1 180 2 1
+footprint=GSIP5
+T 53200 47600 5 10 1 1 180 2 1
+refdes=OUT
+}
+C 52100 45400 1 270 1 gnd-1.sym
+N 52400 45500 52500 45500 4
+C 52600 47200 1 0 1 3.3V-plus-1.sym
+N 52400 47200 52400 47100 4
+N 52400 47100 52500 47100 4
+C 52400 46300 1 90 0 busripper-2.sym
+{
+T 52000 46300 5 8 0 0 90 0 1
+device=none
+}
+C 52400 45900 1 90 0 busripper-2.sym
+{
+T 52000 45900 5 8 0 0 90 0 1
+device=none
+}
+N 52500 45900 52400 45900 4
+{
+T 52100 45800 5 10 1 1 0 6 1
+netname=SDA
+}
+N 52500 46300 52400 46300 4
+{
+T 52100 46200 5 10 1 1 0 6 1
+netname=SCL
+}
+N 50700 46700 51100 46700 4
+N 52100 46700 52500 46700 4
+B 61200 44500 4400 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 62300 45100 9 24 1 0 0 0 1
+AC Control
+T 62200 44900 9 10 1 0 0 0 1
+MRF24J40MA Radio Module
+T 61400 44600 9 10 1 0 0 0 1
+Revision 1
+T 65400 44600 9 10 1 0 0 6 1
+Dr. Yerzinia
+C 51100 46800 1 270 0 jumper-1.sym
+{
+T 51600 46500 5 8 0 0 270 0 1
+device=JUMPER
+T 51000 46900 5 10 1 1 0 0 1
+refdes=J1
+T 51300 46900 5 10 1 1 0 0 1
+footprint=JMP_SLDR-2N
+}
+T 49900 44600 9 10 1 0 0 0 1
+Connectors
+C 53900 45300 1 0 0 MB85RC04V.sym
+{
+T 54300 47200 5 10 1 1 0 0 1
+refdes=U2
+T 55000 47200 5 10 1 1 0 0 1
+footprint=SO8
+T 54300 45300 5 10 1 1 0 0 1
+device=MV85RC04V
+}
+C 53700 45200 1 0 0 gnd-1.sym
+N 53800 45500 53800 46900 4
+N 53800 45700 53900 45700 4
+N 55900 47000 55900 46900 4
+N 55900 46900 55800 46900 4
+N 55800 46500 55900 46500 4
+N 53800 46900 53900 46900 4
+N 53800 46500 53900 46500 4
+N 53800 46100 53900 46100 4
+C 55700 47000 1 0 0 3.3V-plus-1.sym
+N 55800 46100 55900 46100 4
+{
+T 56200 46000 5 10 1 1 0 0 1
+netname=SCL
+}
+C 55900 46100 1 270 1 busripper-2.sym
+{
+T 56300 46100 5 8 0 0 90 2 1
+device=none
+}
+N 55800 45700 55900 45700 4
+{
+T 56200 45600 5 10 1 1 0 0 1
+netname=SDA
+}
+C 55900 45700 1 270 1 busripper-2.sym
+{
+T 56300 45700 5 8 0 0 90 2 1
+device=none
+}
+C 56200 46400 1 90 0 gnd-1.sym
+B 53500 44500 3200 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 53600 44600 9 10 1 0 0 0 1
+FRAM
+B 56700 44500 4500 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+C 62600 49100 1 270 1 busripper-2.sym
+{
+T 63000 49100 5 8 0 0 90 2 1
+device=none
+}
+C 62600 49500 1 270 1 busripper-2.sym
+{
+T 63000 49500 5 8 0 0 90 2 1
+device=none
+}
+N 62500 49500 62600 49500 4
+{
+T 62900 49400 5 10 1 1 0 0 1
+netname=SDA
+}
+N 62500 49100 62600 49100 4
+{
+T 62900 49000 5 10 1 1 0 0 1
+netname=SCL
+}
+C 57800 44800 1 0 0 MRF24J40MA.sym
+{
+T 58200 47500 5 10 1 1 0 0 1
+device=MRF24J40MA
+T 59600 47500 5 10 1 1 0 0 1
+refdes=U3
+T 58200 44800 5 10 1 1 0 0 1
+footprint=MRF24J40MA_SMD
+}
+N 60300 45200 60400 45200 4
+{
+T 60700 45100 5 10 1 1 0 0 1
+netname=SDI
+}
+C 60400 45200 1 270 1 busripper-2.sym
+{
+T 60800 45200 5 8 0 0 90 2 1
+device=none
+}
+N 57800 45200 57700 45200 4
+{
+T 57400 45100 5 10 1 1 0 6 1
+netname=SCK
+}
+C 57700 45200 1 90 0 busripper-2.sym
+{
+T 57300 45200 5 8 0 0 90 0 1
+device=none
+}
+N 57800 45600 57700 45600 4
+{
+T 57400 45500 5 10 1 1 0 6 1
+netname=SDO
+}
+C 57700 45600 1 90 0 busripper-2.sym
+{
+T 57300 45600 5 8 0 0 90 0 1
+device=none
+}
+N 57800 46000 57700 46000 4
+{
+T 57400 45900 5 10 1 1 0 6 1
+netname=INT
+}
+C 57700 46000 1 90 0 busripper-2.sym
+{
+T 57300 46000 5 8 0 0 90 0 1
+device=none
+}
+C 61000 47300 1 90 1 gnd-1.sym
+N 60500 46800 60500 47200 4
+N 60300 47200 60700 47200 4
+N 60300 46800 60500 46800 4
+C 57300 47300 1 270 0 gnd-1.sym
+N 57600 47200 57800 47200 4
+C 60600 46600 1 0 0 3.3V-plus-1.sym
+N 60800 46600 60800 46400 4
+N 60800 46400 60300 46400 4
+N 60300 45600 60400 45600 4
+{
+T 60700 45500 5 10 1 1 0 0 1
+netname=CS
+}
+C 60400 45600 1 270 1 busripper-2.sym
+{
+T 60800 45600 5 8 0 0 90 2 1
+device=none
+}
+N 57800 46400 57700 46400 4
+{
+T 57400 46300 5 10 1 1 0 6 1
+netname=WAKE
+}
+C 57700 46400 1 90 0 busripper-2.sym
+{
+T 57300 46400 5 8 0 0 90 0 1
+device=none
+}
+N 57800 46800 57700 46800 4
+{
+T 57400 46700 5 10 1 1 0 6 1
+netname=RESET
+}
+C 57700 46800 1 90 0 busripper-2.sym
+{
+T 57300 46800 5 8 0 0 90 0 1
+device=none
+}
+B 49800 44500 3700 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+C 62800 52500 1 0 1 3.3V-plus-1.sym
+N 62900 52300 62500 52300 4
+N 62600 52300 62600 52500 4
+C 63800 52100 1 0 1 capacitor-1.sym
+{
+T 63600 52800 5 10 0 0 0 6 1
+device=CAPACITOR
+T 63600 53000 5 10 0 0 0 6 1
+symversion=0.1
+T 63800 52400 5 10 1 1 0 6 1
+refdes=C1
+T 63200 52100 5 10 1 1 0 6 1
+footprint=0805
+T 63200 52400 5 10 1 1 0 6 1
+value=100nF
+}
+C 64000 51900 1 0 1 gnd-1.sym
+N 63900 52300 63800 52300 4
+N 63900 52200 63900 52300 4
+C 63000 52000 1 90 1 gnd-1.sym
+N 62700 51900 62500 51900 4
+C 52000 50700 1 0 1 connector5-2.sym
+{
+T 51700 53150 5 10 0 0 0 6 1
+device=CONNECTOR_5
+T 51300 50450 5 10 1 1 0 0 1
+footprint=GSIP5
+T 51300 53200 5 10 1 1 0 0 1
+refdes=PROGPIC
+}
+C 52200 50700 1 0 1 gnd-1.sym
+N 52100 51000 52100 51100 4
+C 52300 52800 1 0 1 3.3V-plus-1.sym
+N 52100 52700 52100 52800 4
+N 52000 52300 53000 52300 4
+N 53000 51900 52000 51900 4
+N 53000 51500 52000 51500 4
+N 52100 51100 52000 51100 4
+N 52100 52700 52000 52700 4
+T 49900 48000 9 10 1 0 0 0 1
+Radio
+N 62500 50300 62600 50300 4
+{
+T 62900 50200 5 10 1 1 0 0 1
+netname=SCK
+}
+C 62600 50300 1 270 1 busripper-2.sym
+{
+T 63000 50300 5 8 0 0 90 2 1
+device=none
+}
+N 62500 50700 62600 50700 4
+{
+T 62900 50600 5 10 1 1 0 0 1
+netname=SDO
+}
+C 62600 50700 1 270 1 busripper-2.sym
+{
+T 63000 50700 5 8 0 0 90 2 1
+device=none
+}
+N 62500 51100 62600 51100 4
+{
+T 62900 51000 5 10 1 1 0 0 1
+netname=SDI
+}
+C 62600 51100 1 270 1 busripper-2.sym
+{
+T 63000 51100 5 8 0 0 90 2 1
+device=none
+}
+N 62500 49900 62600 49900 4
+{
+T 62900 49800 5 10 1 1 0 0 1
+netname=CS
+}
+C 62600 49900 1 270 1 busripper-2.sym
+{
+T 63000 49900 5 8 0 0 90 2 1
+device=none
+}
+N 62500 48700 62600 48700 4
+{
+T 62900 48600 5 10 1 1 0 0 1
+netname=INT
+}
+C 62600 48700 1 270 1 busripper-2.sym
+{
+T 63000 48700 5 8 0 0 90 2 1
+device=none
+}
+N 62500 51500 62600 51500 4
+{
+T 62900 51400 5 10 1 1 0 0 1
+netname=WAKE
+}
+C 62600 51500 1 270 1 busripper-2.sym
+{
+T 63000 51500 5 8 0 0 90 2 1
+device=none
+}
+N 53000 48700 52900 48700 4
+{
+T 52600 48600 5 10 1 1 0 6 1
+netname=RESET
+}
+C 52900 48700 1 90 0 busripper-2.sym
+{
+T 52500 48700 5 8 0 0 90 0 1
+device=none
+}
+L 49800 47900 49800 53600 3 0 0 0 -1 -1
+L 49800 53600 65600 53600 3 0 0 0 -1 -1
+L 65600 45600 65600 53600 3 0 0 0 -1 -1
+C 53000 48300 1 0 0 PIC24F04KA201.sym
+{
+T 53400 52600 5 10 1 1 0 0 1
+refdes=U1
+T 53400 48300 5 10 1 1 0 0 1
+footprint=SSOP20W
+T 62100 48300 5 10 1 1 0 6 1
+device=PIC24F04KA201
+}
+C 52000 50300 1 0 0 switch-spst-1.sym
+{
+T 52400 51000 5 10 0 0 0 0 1
+device=SPST
+T 52300 50600 5 10 1 1 0 0 1
+refdes=S1
+T 52100 50000 5 10 1 1 0 0 1
+footprint=CHS01TA
+}
+C 51800 49900 1 0 0 gnd-1.sym
+N 51900 50200 51900 50300 4
+N 51900 50300 52000 50300 4
+N 52800 50300 53000 50300 4
+C 52900 49100 1 90 0 busripper-2.sym
+{
+T 52500 49100 5 8 0 0 90 0 1
+device=none
+}
+N 53000 49100 52900 49100 4
+{
+T 52600 49000 5 10 1 1 0 6 1
+netname=SIG
+}
+N 50900 46700 50900 47300 4
+N 50900 47300 51100 47300 4
+{
+T 51400 47200 5 10 1 1 0 0 1
+netname=SIG
+}
+C 51100 47300 1 270 1 busripper-2.sym
+{
+T 51500 47300 5 8 0 0 90 2 1
+device=none
+}
 

--- /dev/null
+++ b/schem/Boards/Modules/Power_Module/Power_Module.net
@@ -1,1 +1,19 @@
+unnamed_net12	J1-2 OUT-2 
+SDA	OUT-4 IN-4 
+SCL	OUT-3 IN-3 
+unnamed_net11	J1-1 IN-2 
+Neutral	ACOUT-2 ACIN-2 U1-2 V1-1 
+unnamed_net10	U1-1 V1-2 F1-2 
+Hot	ACOUT-1 ACIN-1 F1-1 
+unnamed_net9	Q1-1 U5-8 
+unnamed_net8	U5-5 R6-2 R5-1 
+unnamed_net7	U5-2 R7-2 
+unnamed_net6	U5-1 R4-1 
+unnamed_net5	R3-1 R4-2 
+unnamed_net4	R2-2 R1-1 
+unnamed_net3	U1-3 Q1-4 R3-2 R1-2 
+unnamed_net2	U5-7 C1-1 
+unnamed_net1	Q1-3 R5-2 C3-1 U5-6 C1-2 C2-2 
++3.3V	OUT-1 IN-1 U5-4 C4-2 
+GND	OUT-5 IN-5 U1-4 U5-3 R6-1 R7-1 R2-1 C3-2 C2-1 C4-1 
 

--- /dev/null
+++ b/schem/Boards/Modules/Power_Module/Power_Module.pcb
@@ -1,1 +1,1499 @@
-
+# release: pcb 20110918
+
+# To read pcb files, the pcb version (or the git source date) must be >= the file version
+FileVersion[20070407]
+
+PCB["" 112000 103000]
+
+Grid[500.0 0 0 0]
+Cursor[0 0 0.000000]
+PolyArea[200000000.000000]
+Thermal[0.500000]
+DRC[600 600 600 600 1300 800]
+Flags("nameonpcb,clearnew")
+Groups("1,c:2:3:4:5:6,s:7:8")
+Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
+
+Symbol[' ' 1800]
+(
+)
+Symbol['!' 1200]
+(
+	SymbolLine[0 4500 0 5000 800]
+	SymbolLine[0 1000 0 3500 800]
+)
+Symbol['"' 1200]
+(
+	SymbolLine[0 1000 0 2000 800]
+	SymbolLine[1000 1000 1000 2000 800]
+)
+Symbol['#' 1200]
+(
+	SymbolLine[0 3500 2000 3500 800]
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[1500 2000 1500 4000 800]
+	SymbolLine[500 2000 500 4000 800]
+)
+Symbol['$' 1200]
+(
+	SymbolLine[1500 1500 2000 2000 800]
+	SymbolLine[500 1500 1500 1500 800]
+	SymbolLine[0 2000 500 1500 800]
+	SymbolLine[0 2000 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4000 800]
+	SymbolLine[1500 4500 2000 4000 800]
+	SymbolLine[500 4500 1500 4500 800]
+	SymbolLine[0 4000 500 4500 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['%' 1200]
+(
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[1000 2500 1500 2000 800]
+	SymbolLine[500 2500 1000 2500 800]
+	SymbolLine[0 2000 500 2500 800]
+	SymbolLine[0 5000 4000 1000 800]
+	SymbolLine[3500 5000 4000 4500 800]
+	SymbolLine[4000 4000 4000 4500 800]
+	SymbolLine[3500 3500 4000 4000 800]
+	SymbolLine[3000 3500 3500 3500 800]
+	SymbolLine[2500 4000 3000 3500 800]
+	SymbolLine[2500 4000 2500 4500 800]
+	SymbolLine[2500 4500 3000 5000 800]
+	SymbolLine[3000 5000 3500 5000 800]
+)
+Symbol['&' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 3500 1500 2000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[0 2500 2500 5000 800]
+	SymbolLine[500 1000 1000 1000 800]
+	SymbolLine[1000 1000 1500 1500 800]
+	SymbolLine[1500 1500 1500 2000 800]
+	SymbolLine[0 3500 0 4500 800]
+)
+Symbol[''' 1200]
+(
+	SymbolLine[0 2000 1000 1000 800]
+)
+Symbol['(' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+)
+Symbol[')' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['*' 1200]
+(
+	SymbolLine[0 2000 2000 4000 800]
+	SymbolLine[0 4000 2000 2000 800]
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol['+' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[1000 2000 1000 4000 800]
+)
+Symbol[',' 1200]
+(
+	SymbolLine[0 6000 1000 5000 800]
+)
+Symbol['-' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+)
+Symbol['.' 1200]
+(
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['/' 1200]
+(
+	SymbolLine[0 4500 3000 1500 800]
+)
+Symbol['0' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4000 2000 2000 800]
+)
+Symbol['1' 1200]
+(
+	SymbolLine[0 1800 800 1000 800]
+	SymbolLine[800 1000 800 5000 800]
+	SymbolLine[0 5000 1500 5000 800]
+)
+Symbol['2' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[0 5000 2500 2500 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['3' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 2800 1500 2800 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[2000 3300 2000 4500 800]
+	SymbolLine[2000 3300 1500 2800 800]
+	SymbolLine[2000 2300 1500 2800 800]
+)
+Symbol['4' 1200]
+(
+	SymbolLine[0 3500 2000 1000 800]
+	SymbolLine[0 3500 2500 3500 800]
+	SymbolLine[2000 1000 2000 5000 800]
+)
+Symbol['5' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[500 2500 1500 2500 800]
+	SymbolLine[1500 2500 2000 3000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['6' 1200]
+(
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1500 2800 2000 3300 800]
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3300 2000 4500 800]
+)
+Symbol['7' 1200]
+(
+	SymbolLine[500 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 1000 800]
+)
+Symbol['8' 1200]
+(
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3700 0 4500 800]
+	SymbolLine[0 3700 700 3000 800]
+	SymbolLine[700 3000 1300 3000 800]
+	SymbolLine[1300 3000 2000 3700 800]
+	SymbolLine[2000 3700 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 2300 700 3000 800]
+	SymbolLine[0 1500 0 2300 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2300 800]
+	SymbolLine[1300 3000 2000 2300 800]
+)
+Symbol['9' 1200]
+(
+	SymbolLine[500 5000 2000 3000 800]
+	SymbolLine[2000 1500 2000 3000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol[':' 1200]
+(
+	SymbolLine[0 2500 500 2500 800]
+	SymbolLine[0 3500 500 3500 800]
+)
+Symbol[';' 1200]
+(
+	SymbolLine[0 5000 1000 4000 800]
+	SymbolLine[1000 2500 1000 3000 800]
+)
+Symbol['<' 1200]
+(
+	SymbolLine[0 3000 1000 2000 800]
+	SymbolLine[0 3000 1000 4000 800]
+)
+Symbol['=' 1200]
+(
+	SymbolLine[0 2500 2000 2500 800]
+	SymbolLine[0 3500 2000 3500 800]
+)
+Symbol['>' 1200]
+(
+	SymbolLine[0 2000 1000 3000 800]
+	SymbolLine[0 4000 1000 3000 800]
+)
+Symbol['?' 1200]
+(
+	SymbolLine[1000 3000 1000 3500 800]
+	SymbolLine[1000 4500 1000 5000 800]
+	SymbolLine[0 1500 0 2000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 2000 800]
+	SymbolLine[1000 3000 2000 2000 800]
+)
+Symbol['@' 1200]
+(
+	SymbolLine[0 1000 0 4000 800]
+	SymbolLine[0 4000 1000 5000 800]
+	SymbolLine[1000 5000 4000 5000 800]
+	SymbolLine[5000 3500 5000 1000 800]
+	SymbolLine[5000 1000 4000 0 800]
+	SymbolLine[4000 0 1000 0 800]
+	SymbolLine[1000 0 0 1000 800]
+	SymbolLine[1500 2000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 3000 3500 800]
+	SymbolLine[3000 3500 3500 3000 800]
+	SymbolLine[3500 3000 4000 3500 800]
+	SymbolLine[3500 3000 3500 1500 800]
+	SymbolLine[3500 2000 3000 1500 800]
+	SymbolLine[2000 1500 3000 1500 800]
+	SymbolLine[2000 1500 1500 2000 800]
+	SymbolLine[4000 3500 5000 3500 800]
+)
+Symbol['A' 1200]
+(
+	SymbolLine[0 2000 0 5000 800]
+	SymbolLine[0 2000 700 1000 800]
+	SymbolLine[700 1000 1800 1000 800]
+	SymbolLine[1800 1000 2500 2000 800]
+	SymbolLine[2500 2000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['B' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3300 2500 4500 800]
+	SymbolLine[2000 2800 2500 3300 800]
+	SymbolLine[500 2800 2000 2800 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2300 800]
+	SymbolLine[2000 2800 2500 2300 800]
+)
+Symbol['C' 1200]
+(
+	SymbolLine[700 5000 2000 5000 800]
+	SymbolLine[0 4300 700 5000 800]
+	SymbolLine[0 1700 0 4300 800]
+	SymbolLine[0 1700 700 1000 800]
+	SymbolLine[700 1000 2000 1000 800]
+)
+Symbol['D' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1800 1000 2500 1700 800]
+	SymbolLine[2500 1700 2500 4300 800]
+	SymbolLine[1800 5000 2500 4300 800]
+	SymbolLine[0 5000 1800 5000 800]
+	SymbolLine[0 1000 1800 1000 800]
+)
+Symbol['E' 1200]
+(
+	SymbolLine[0 2800 1500 2800 800]
+	SymbolLine[0 5000 2000 5000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+)
+Symbol['F' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[0 2800 1500 2800 800]
+)
+Symbol['G' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[1000 3000 2000 3000 800]
+)
+Symbol['H' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+	SymbolLine[0 3000 2500 3000 800]
+)
+Symbol['I' 1200]
+(
+	SymbolLine[0 1000 1000 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 1000 5000 800]
+)
+Symbol['J' 1200]
+(
+	SymbolLine[700 1000 1500 1000 800]
+	SymbolLine[1500 1000 1500 4500 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 4500 0 4000 800]
+)
+Symbol['K' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3000 2000 1000 800]
+	SymbolLine[0 3000 2000 5000 800]
+)
+Symbol['L' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['M' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 1500 3000 800]
+	SymbolLine[1500 3000 3000 1000 800]
+	SymbolLine[3000 1000 3000 5000 800]
+)
+Symbol['N' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 1000 2500 5000 800]
+	SymbolLine[2500 1000 2500 5000 800]
+)
+Symbol['O' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['P' 1200]
+(
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+)
+Symbol['Q' 1200]
+(
+	SymbolLine[0 1500 0 4500 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1500 1000 800]
+	SymbolLine[1500 1000 2000 1500 800]
+	SymbolLine[2000 1500 2000 4000 800]
+	SymbolLine[1000 5000 2000 4000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[1000 3500 2000 5000 800]
+)
+Symbol['R' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[2500 1500 2500 2500 800]
+	SymbolLine[2000 3000 2500 2500 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[1300 3000 2500 5000 800]
+)
+Symbol['S' 1200]
+(
+	SymbolLine[2000 1000 2500 1500 800]
+	SymbolLine[500 1000 2000 1000 800]
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[0 1500 0 2500 800]
+	SymbolLine[0 2500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['T' 1200]
+(
+	SymbolLine[0 1000 2000 1000 800]
+	SymbolLine[1000 1000 1000 5000 800]
+)
+Symbol['U' 1200]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 1000 2000 4500 800]
+)
+Symbol['V' 1200]
+(
+	SymbolLine[0 1000 1000 5000 800]
+	SymbolLine[1000 5000 2000 1000 800]
+)
+Symbol['W' 1200]
+(
+	SymbolLine[0 1000 0 3000 800]
+	SymbolLine[0 3000 500 5000 800]
+	SymbolLine[500 5000 1500 3000 800]
+	SymbolLine[1500 3000 2500 5000 800]
+	SymbolLine[2500 5000 3000 3000 800]
+	SymbolLine[3000 3000 3000 1000 800]
+)
+Symbol['X' 1200]
+(
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 1000 2500 5000 800]
+)
+Symbol['Y' 1200]
+(
+	SymbolLine[0 1000 1000 3000 800]
+	SymbolLine[1000 3000 2000 1000 800]
+	SymbolLine[1000 3000 1000 5000 800]
+)
+Symbol['Z' 1200]
+(
+	SymbolLine[0 1000 2500 1000 800]
+	SymbolLine[0 5000 2500 1000 800]
+	SymbolLine[0 5000 2500 5000 800]
+)
+Symbol['[' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['\' 1200]
+(
+	SymbolLine[0 1500 3000 4500 800]
+)
+Symbol[']' 1200]
+(
+	SymbolLine[0 1000 500 1000 800]
+	SymbolLine[500 1000 500 5000 800]
+	SymbolLine[0 5000 500 5000 800]
+)
+Symbol['^' 1200]
+(
+	SymbolLine[0 1500 500 1000 800]
+	SymbolLine[500 1000 1000 1500 800]
+)
+Symbol['_' 1200]
+(
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['a' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 4500 800]
+	SymbolLine[2000 4500 2500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['b' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+)
+Symbol['c' 1200]
+(
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 2000 5000 800]
+)
+Symbol['d' 1200]
+(
+	SymbolLine[2000 1000 2000 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+)
+Symbol['e' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[0 4000 2000 4000 800]
+	SymbolLine[2000 4000 2000 3500 800]
+)
+Symbol['f' 1000]
+(
+	SymbolLine[500 1500 500 5000 800]
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[1000 1000 1500 1000 800]
+	SymbolLine[0 3000 1000 3000 800]
+)
+Symbol['g' 1200]
+(
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+)
+Symbol['h' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+)
+Symbol['i' 1000]
+(
+	SymbolLine[0 2000 0 2100 1000]
+	SymbolLine[0 3500 0 5000 800]
+)
+Symbol['j' 1000]
+(
+	SymbolLine[500 2000 500 2100 1000]
+	SymbolLine[500 3500 500 6000 800]
+	SymbolLine[0 6500 500 6000 800]
+)
+Symbol['k' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+	SymbolLine[0 3500 1500 5000 800]
+	SymbolLine[0 3500 1000 2500 800]
+)
+Symbol['l' 1000]
+(
+	SymbolLine[0 1000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['m' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[2000 3500 2500 3000 800]
+	SymbolLine[2500 3000 3000 3000 800]
+	SymbolLine[3000 3000 3500 3500 800]
+	SymbolLine[3500 3500 3500 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['n' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 5000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['o' 1200]
+(
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[2000 3500 2000 4500 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['p' 1200]
+(
+	SymbolLine[500 3500 500 6500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[2500 3500 2500 4500 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[1000 5000 2000 5000 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['q' 1200]
+(
+	SymbolLine[2000 3500 2000 6500 800]
+	SymbolLine[1500 3000 2000 3500 800]
+	SymbolLine[500 3000 1500 3000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[0 3500 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['r' 1200]
+(
+	SymbolLine[500 3500 500 5000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[1000 3000 2000 3000 800]
+	SymbolLine[0 3000 500 3500 800]
+)
+Symbol['s' 1200]
+(
+	SymbolLine[500 5000 2000 5000 800]
+	SymbolLine[2000 5000 2500 4500 800]
+	SymbolLine[2000 4000 2500 4500 800]
+	SymbolLine[500 4000 2000 4000 800]
+	SymbolLine[0 3500 500 4000 800]
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 2000 3000 800]
+	SymbolLine[2000 3000 2500 3500 800]
+	SymbolLine[0 4500 500 5000 800]
+)
+Symbol['t' 1000]
+(
+	SymbolLine[500 1000 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+	SymbolLine[0 2500 1000 2500 800]
+)
+Symbol['u' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+	SymbolLine[2000 3000 2000 4500 800]
+)
+Symbol['v' 1200]
+(
+	SymbolLine[0 3000 1000 5000 800]
+	SymbolLine[2000 3000 1000 5000 800]
+)
+Symbol['w' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[500 5000 1000 5000 800]
+	SymbolLine[1000 5000 1500 4500 800]
+	SymbolLine[1500 3000 1500 4500 800]
+	SymbolLine[1500 4500 2000 5000 800]
+	SymbolLine[2000 5000 2500 5000 800]
+	SymbolLine[2500 5000 3000 4500 800]
+	SymbolLine[3000 3000 3000 4500 800]
+)
+Symbol['x' 1200]
+(
+	SymbolLine[0 3000 2000 5000 800]
+	SymbolLine[0 5000 2000 3000 800]
+)
+Symbol['y' 1200]
+(
+	SymbolLine[0 3000 0 4500 800]
+	SymbolLine[0 4500 500 5000 800]
+	SymbolLine[2000 3000 2000 6000 800]
+	SymbolLine[1500 6500 2000 6000 800]
+	SymbolLine[500 6500 1500 6500 800]
+	SymbolLine[0 6000 500 6500 800]
+	SymbolLine[500 5000 1500 5000 800]
+	SymbolLine[1500 5000 2000 4500 800]
+)
+Symbol['z' 1200]
+(
+	SymbolLine[0 3000 2000 3000 800]
+	SymbolLine[0 5000 2000 3000 800]
+	SymbolLine[0 5000 2000 5000 800]
+)
+Symbol['{' 1200]
+(
+	SymbolLine[500 1500 1000 1000 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[0 3000 500 2500 800]
+	SymbolLine[0 3000 500 3500 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[500 4500 1000 5000 800]
+)
+Symbol['|' 1200]
+(
+	SymbolLine[0 1000 0 5000 800]
+)
+Symbol['}' 1200]
+(
+	SymbolLine[0 1000 500 1500 800]
+	SymbolLine[500 1500 500 2500 800]
+	SymbolLine[500 2500 1000 3000 800]
+	SymbolLine[500 3500 1000 3000 800]
+	SymbolLine[500 3500 500 4500 800]
+	SymbolLine[0 5000 500 4500 800]
+)
+Symbol['~' 1200]
+(
+	SymbolLine[0 3500 500 3000 800]
+	SymbolLine[500 3000 1000 3000 800]
+	SymbolLine[1000 3000 1500 3500 800]
+	SymbolLine[1500 3500 2000 3500 800]
+	SymbolLine[2000 3500 2500 3000 800]
+)
+Attribute("PCB::grid::unit" "mil")
+Via[29000 41000 6000 2000 0 3500 "" ""]
+Via[22500 55500 6000 2000 0 3500 "" ""]
+Via[50000 59000 3600 2000 0 2000 "" ""]
+Via[65000 94500 3600 2000 0 2000 "" ""]
+Via[19500 96500 3600 2000 0 2000 "" ""]
+Via[77000 50500 3600 2000 0 2000 "" ""]
+Via[49000 72000 3600 2000 0 2000 "" ""]
+Via[92500 50500 3600 2000 0 2000 "" ""]
+Via[71500 99500 3600 2000 0 2000 "" ""]
+Via[78000 95000 3600 2000 0 2000 "" ""]
+Via[31000 70500 3600 2000 0 2000 "" ""]
+Via[39500 65500 3600 2000 0 2000 "" ""]
+
+Element["" "TERM_2_5MM" "ACOUT" "unknown" 89000 32000 -35000 -29500 0 100 ""]
+(
+	Pin[0 0 12000 3000 12000 5700 "" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["" "TERM_2_5MM" "ACIN" "unknown" 18500 32000 19500 -29000 0 100 ""]
+(
+	Pin[0 0 12000 3000 12000 5700 "" "1" "square"]
+	Pin[0 -19685 12000 3000 12000 5700 "" "2" ""]
+	ElementLine [-16388 -29527 16388 -29527 1000]
+	ElementLine [-16388 9842 16388 9842 1000]
+	ElementLine [16388 -29527 16388 9842 1000]
+	ElementLine [-16388 -29527 -16388 9842 1000]
+
+	)
+
+Element["" "MICRODIP4" "U1" "unknown" 46500 30000 -3500 -17000 0 100 ""]
+(
+	Pad[7874 -12992 7874 -10236 3346 2000 3346 "" "1" "square"]
+	Pad[-7874 -12992 -7874 -10236 3346 2000 3346 "" "2" "square"]
+	Pad[7874 10236 7874 12992 3346 2000 3346 "" "4" "square,edge2"]
+	Pad[-7874 10236 -7874 12992 3346 1000 3346 "" "3" "square,edge2"]
+	ElementLine [10137 -8050 10137 8050 1000]
+	ElementLine [-10137 -8050 -10137 8050 1000]
+
+	)
+
+Element["" "ACY200" "V1" "unknown" 66000 15000 -8500 -3500 0 100 ""]
+(
+	Pin[0 0 5500 3000 6100 3000 "1" "1" "square"]
+	Pin[0 20000 5500 3000 6100 3000 "2" "2" ""]
+	ElementLine [0 0 0 5000 1000]
+	ElementLine [0 15000 0 20000 1000]
+	ElementLine [1600 5000 1600 15000 1000]
+	ElementLine [-1600 15000 1600 15000 1000]
+	ElementLine [-1600 5000 -1600 15000 1000]
+	ElementLine [-1600 5000 1600 5000 1000]
+
+	)
+
+Element["" "FCAPEL" "C3" "470uF" 34500 65500 -19000 -17000 0 100 ""]
+(
+	Pad[-18000 0 -8000 0 4200 2000 4200 "" "1" "square"]
+	Pad[8000 0 18000 0 4200 2000 4200 "" "2" "square,edge2"]
+	ElementLine [16338 3500 16338 16338 1000]
+	ElementLine [16338 -16338 16338 -3500 1000]
+	ElementLine [-16338 3500 -16338 8000 1000]
+	ElementLine [-16338 -8000 -16338 -3500 1000]
+	ElementLine [-16338 8000 -8000 16338 1000]
+	ElementLine [-16338 -8000 -8000 -16338 1000]
+	ElementLine [-8000 16338 16338 16338 1000]
+	ElementLine [-8000 -16338 16338 -16338 1000]
+
+	)
+
+Element["onsolder" "0805" "C1" "100nF" 59500 69000 2500 -4000 0 100 "auto"]
+(
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "0805" "C2" "1uF" 81957 57500 -14000 3000 0 100 "auto"]
+(
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["" "0805" "C4" "100nF" 87543 65500 -9000 -9500 0 100 ""]
+(
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[3543 -393 3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["" "FUSE_SST" "F1" "1A" 74500 49500 -20000 -3000 0 100 ""]
+(
+	Pad[10000 -2250 10000 2250 8000 2000 8000 "" "1" "square"]
+	Pad[-10000 -2250 -10000 2250 8000 2000 8000 "" "2" "square"]
+
+	)
+
+Element["onsolder" "DPAK" "Q1" "unknown" 47000 31500 -2000 28000 0 100 "auto"]
+(
+	Pad[9000 19550 9000 25050 6300 2000 8300 "" "1" "onsolder,square,edge2"]
+	Pad[-9000 19550 -9000 25050 6300 2000 8300 "" "3" "onsolder,square,edge2"]
+	Pad[0 -800 0 800 22800 2000 24800 "" "4" "onsolder,square"]
+	ElementLine [-12900 13700 12900 13700 1000]
+	ElementLine [-12900 -13700 -12900 13700 1000]
+	ElementLine [-12900 -13700 -10400 -13700 1000]
+	ElementLine [-10400 -13700 -8400 -15700 1000]
+	ElementLine [-8400 -15700 8400 -15700 1000]
+	ElementLine [8400 -15700 10400 -13700 1000]
+	ElementLine [10400 -13700 12900 -13700 1000]
+	ElementLine [12900 -13700 12900 13700 1000]
+	ElementLine [1000 14200 1000 19200 2000]
+	ElementLine [500 19200 1000 19200 2000]
+	ElementLine [500 14200 500 19200 2000]
+	ElementLine [0 14200 500 14200 2000]
+	ElementLine [0 14200 0 19200 2000]
+	ElementLine [-500 19200 0 19200 2000]
+	ElementLine [-500 14200 -500 19200 2000]
+	ElementLine [-1000 14200 -500 14200 2000]
+	ElementLine [-1000 14200 -1000 19200 2000]
+
+	)
+
+Element["" "SO8" "U5" "unknown" 65000 74500 -9000 18000 0 100 ""]
+(
+	Pad[-7500 7000 -7500 13500 2000 1000 3000 "1" "1" "square,edge2"]
+	Pad[-2500 7000 -2500 13500 2000 1000 3000 "2" "2" "square,edge2"]
+	Pad[2500 7000 2500 13500 2000 1000 3000 "3" "3" "square,edge2"]
+	Pad[7500 7000 7500 13500 2000 1000 3000 "4" "4" "square,edge2"]
+	Pad[7500 -13500 7500 -7000 2000 1000 3000 "5" "5" "square"]
+	Pad[2500 -13500 2500 -7000 2000 1000 3000 "6" "6" "square"]
+	Pad[-2500 -13500 -2500 -7000 2000 1000 3000 "7" "7" "square"]
+	Pad[-7500 -13500 -7500 -7000 2000 1000 3000 "8" "8" "square"]
+	ElementLine [-9500 15500 9500 15500 1000]
+	ElementLine [9500 -15500 9500 15500 1000]
+	ElementLine [-9500 -15500 9500 -15500 1000]
+	ElementLine [-9500 2500 -9500 15500 1000]
+	ElementLine [-9500 -15500 -9500 -2500 1000]
+	ElementArc [-9500 0 2500 2500 90 180 1000]
+
+	)
+
+Element["onsolder" "JMP_SLDR-2N" "J1" "unknown" 85500 67500 -14500 2500 0 100 "auto"]
+(
+	Pad[-3000 -1250 -3000 1250 5000 2000 7000 "" "1" "onsolder,octagon"]
+	Pad[-1750 -2500 -1750 2500 2500 2000 4500 "" "1" "onsolder,square"]
+	Pad[3000 -1250 3000 1250 5000 2000 7000 "" "2" "onsolder,octagon"]
+	Pad[1750 -2500 1750 2500 2500 2000 4500 "" "2" "onsolder,square"]
+	ElementLine [3000 -5250 -3000 -5250 1000]
+	ElementLine [3000 5250 -3000 5250 1000]
+	ElementArc [-3000 1250 4000 4000 0 90 1000]
+	ElementArc [-3000 -1250 4000 4000 270 90 1000]
+	ElementArc [3000 -1250 4000 4000 180 90 1000]
+	ElementArc [3000 1250 4000 4000 90 90 1000]
+
+	)
+
+Element["" "GSIP5" "OUT" "unknown" 104000 55500 -4500 -12500 0 100 ""]
+(
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "GSIP5" "IN" "unknown" 7500 55500 -2500 -12500 0 100 ""]
+(
+	Pin[0 0 7000 3000 7600 3800 "1" "1" "square"]
+	Pin[0 10000 7000 3000 7600 3800 "2" "2" ""]
+	Pin[0 20000 7000 3000 7600 3800 "3" "3" ""]
+	Pin[0 30000 7000 3000 7600 3800 "4" "4" ""]
+	Pin[0 40000 7000 3000 7600 3800 "5" "5" ""]
+	ElementLine [-5000 0 -5000 40000 2000]
+	ElementLine [5000 0 5000 40000 2000]
+	ElementLine [-5000 5000 5000 5000 1000]
+	ElementArc [0 0 5000 5000 180 180 2000]
+	ElementArc [0 40000 5000 5000 0 180 2000]
+
+	)
+
+Element["" "0805" "R6" "12k" 85500 87500 1000 -10000 0 100 ""]
+(
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["" "0805" "R5" "68k" 81000 76000 4500 -6000 0 100 ""]
+(
+	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["" "0805" "R3" "510k" 41000 87000 -14000 -3500 0 100 ""]
+(
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "0805" "R7" "100k" 68500 87500 8000 3000 0 100 "auto"]
+(
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["" "0805" "R4" "510k" 48000 95000 -14500 -2500 0 100 ""]
+(
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-393 2755 393 2755 800]
+	ElementLine [-393 -2755 393 -2755 800]
+
+	)
+
+Element["onsolder" "0805" "R2" "200k" 42500 88500 7500 3000 0 100 "auto"]
+(
+	Pad[3543 -393 3543 393 5118 2000 5718 "1" "1" "onsolder,square"]
+	Pad[-3543 -393 -3543 393 5118 2000 5718 "2" "2" "onsolder,square"]
+	ElementLine [-393 -2755 393 -2755 800]
+	ElementLine [-393 2755 393 2755 800]
+
+	)
+
+Element["" "0805" "R1" "200k" 19500 87500 5500 4000 0 100 ""]
+(
+	Pad[-393 3543 393 3543 5118 2000 5718 "1" "1" "square"]
+	Pad[-393 -3543 393 -3543 5118 2000 5718 "2" "2" "square"]
+	ElementLine [-2755 -393 -2755 393 800]
+	ElementLine [2755 -393 2755 393 800]
+
+	)
+
+Element["" "" "" "" 62500 74500 0 0 0 100 ""]
+(
+	Pad[-1500 0 6500 0 9000 2000 10000 "" "1" "square,warn"]
+
+	)
+Layer(1 "top")
+(
+	Line[18500 12315 89000 12315 2500 2000 "clearline"]
+	Line[66000 15000 66000 12630 2500 2000 "clearline"]
+	Line[66000 12630 66315 12315 2500 2000 "clearline"]
+	Line[38626 18386 38626 12504 2500 2000 "clearline"]
+	Line[38626 12504 38815 12315 2500 2000 "clearline"]
+	Line[54374 18386 54374 23374 2500 2000 "clearline"]
+	Line[54374 23374 66000 35000 2500 2000 "clearline"]
+	Line[87000 49500 87000 34000 2500 2000 "clearline"]
+	Line[87000 34000 89000 32000 2500 2000 "clearline"]
+	Line[29000 41000 38012 41000 2500 2000 "clearline"]
+	Line[38012 41000 38626 41614 2500 2000 "clearline"]
+	Line[67000 49500 67000 36000 2500 2000 "clearline"]
+	Line[67000 36000 66750 35750 2500 2000 "clearline"]
+	Line[44543 87000 44543 94914 1000 2000 "clearline"]
+	Line[44543 94914 44457 95000 1000 2000 "clearline"]
+	Line[57500 84750 57500 89043 1000 2000 "clearline"]
+	Line[57500 89043 51543 95000 1000 2000 "clearline"]
+	Line[34414 83957 37457 87000 1000 2000 "clearline"]
+	Line[81957 87500 81957 79586 1000 2000 "clearline"]
+	Line[81957 79586 82000 79543 1000 2000 "clearline"]
+	Line[97000 55500 91500 61000 1000 2000 "clearline"]
+	Line[91500 61000 91500 63543 1000 2000 "clearline"]
+	Line[91500 63543 89543 65500 1000 2000 "clearline"]
+	Line[34414 83957 34414 41086 1000 2000 "clearline"]
+	Line[34414 41086 34500 41000 1000 2000 "clearline"]
+	Line[22500 55500 22500 64500 2500 2000 "clearline"]
+	Line[22500 64500 21500 65500 2500 2000 "clearline"]
+	Line[57500 64250 57500 61500 1000 2000 "clearline"]
+	Line[57500 61500 54500 58500 1000 2000 "clearline"]
+	Line[54500 58500 49000 58500 1000 2000 "clearline"]
+	Line[62500 84750 62500 92000 1000 2000 "clearline"]
+	Line[62500 92000 65000 94500 1000 2000 "clearline"]
+	Line[81500 79500 78500 79500 1000 2000 "clearline"]
+	Line[78500 79500 76500 77500 1000 2000 "clearline"]
+	Line[76500 77500 76500 68250 1000 2000 "clearline"]
+	Line[76500 68250 72500 64250 1000 2000 "clearline"]
+	Line[76000 58000 78000 56000 1000 2000 "clearline"]
+	Line[78000 56000 78000 51500 1000 2000 "clearline"]
+	Line[78000 51500 77000 50500 1000 2000 "clearline"]
+	Line[82000 72457 81957 72457 1000 2000 "clearline"]
+	Line[81957 72457 79000 69500 1000 2000 "clearline"]
+	Line[79000 69500 79000 61000 1000 2000 "clearline"]
+	Line[79000 61000 76000 58000 1000 2000 "clearline"]
+	Line[67500 63000 69000 63000 1000 2000 "clearline"]
+	Line[69000 63000 70000 62000 1000 2000 "clearline"]
+	Line[70000 62000 70000 58500 1000 2000 "clearline"]
+	Line[70000 58500 70500 58000 1000 2000 "clearline"]
+	Line[70500 58000 76000 58000 1000 2000 "clearline"]
+	Line[62000 64000 61000 64000 1000 2000 "clearline"]
+	Line[61000 64000 60000 63000 1000 2000 "clearline"]
+	Line[60000 63000 60000 59000 1000 2000 "clearline"]
+	Line[46500 54500 44500 56500 1000 2000 "clearline"]
+	Line[36500 60500 36500 68500 1000 2000 "clearline"]
+	Line[36500 68500 38000 70000 1000 2000 "clearline"]
+	Line[38000 70000 47000 70000 1000 2000 "clearline"]
+	Line[47000 70000 49000 72000 1000 2000 "clearline"]
+	Line[7000 96500 11000 100500 1000 2000 "clearline"]
+	Line[84000 65000 84000 64500 1000 2000 "clearline"]
+	Line[84000 64500 92000 56500 1000 2000 "clearline"]
+	Line[92000 56500 92000 51000 1000 2000 "clearline"]
+	Line[92000 51000 92500 50500 1000 2000 "clearline"]
+	Line[85500 66000 85500 68500 1000 2000 "clearline"]
+	Line[85500 68500 87000 70000 1000 2000 "clearline"]
+	Line[87000 70000 87000 78000 1000 2000 "clearline"]
+	Line[87000 78000 89000 80000 1000 2000 "clearline"]
+	Line[89000 100500 89000 80000 1000 2000 "clearline"]
+	Line[68000 85000 68000 90500 1000 2000 "clearline"]
+	Line[68000 90500 71500 94000 1000 2000 "clearline"]
+	Line[71500 94000 71500 99500 1000 2000 "clearline"]
+	Line[42500 66000 42500 59500 2500 2000 "clearline"]
+	Line[42500 59500 54500 47500 2500 2000 "clearline"]
+	Line[54500 47500 54500 41500 2500 2000 "clearline"]
+	Line[36500 60500 49500 47500 1000 2000 "clearline"]
+	Line[49500 47500 49500 36500 1000 2000 "clearline"]
+	Line[49500 36500 51000 35000 1000 2000 "clearline"]
+	Line[51000 35000 57000 35000 1000 2000 "clearline"]
+	Line[57000 35000 58000 36000 1000 2000 "clearline"]
+	Line[58000 36000 58000 57000 1000 2000 "clearline"]
+	Line[58000 57000 60000 59000 1000 2000 "clearline"]
+	Line[72500 84500 72500 89500 1000 2000 "clearline"]
+	Line[72500 89500 78000 95000 1000 2000 "clearline"]
+	Line[7500 67000 8000 67000 1000 2000 "clearline"]
+	Line[8000 67000 13000 72000 1000 2000 "clearline"]
+	Line[13000 72000 29500 72000 1000 2000 "clearline"]
+	Line[29500 72000 31000 70500 1000 2000 "clearline"]
+	Line[39500 65500 42000 65500 1000 2000 "clearline"]
+	Line[67500 85000 67500 76500 1000 2000 "clearline"]
+	Line[19500 96500 19500 91043 1000 2000 "clearline"]
+	Line[19500 83957 34414 83957 1000 2000 "clearline"]
+	Line[11000 100500 99000 100500 1000 2000 "clearline"]
+	Line[99000 100500 104000 95500 1000 2000 "clearline"]
+	Line[97000 55500 104000 55500 1000 2000 "clearline"]
+)
+Layer(2 "ground")
+(
+)
+Layer(3 "signal2")
+(
+)
+Layer(4 "signal3")
+(
+)
+Layer(5 "power")
+(
+)
+Layer(6 "bottom")
+(
+	Line[18500 32000 25000 32000 2500 2000 "clearline"]
+	Line[25000 32000 29500 27500 2500 2000 "clearline"]
+	Line[29500 27500 29500 18500 2500 2000 "clearline"]
+	Line[29500 18500 35500 12500 2500 2000 "clearline"]
+	Line[35500 12500 49500 12500 2500 2000 "clearline"]
+	Line[49500 12500 56000 6000 2500 2000 "clearline"]
+	Line[56000 6000 74000 6000 2500 2000 "clearline"]
+	Line[74000 6000 76500 8500 2500 2000 "clearline"]
+	Line[76500 8500 76500 28000 2500 2000 "clearline"]
+	Line[76500 28000 80500 32000 2500 2000 "clearline"]
+	Line[80500 32000 89000 32000 2500 2000 "clearline"]
+	Line[29000 41000 37500 41000 2500 2000 "clearline"]
+	Line[37500 41000 47000 31500 2500 2000 "clearline"]
+	Line[90500 65500 88500 67500 1000 2000 "clearline"]
+	Line[38000 53800 24200 53800 2500 2000 "clearline"]
+	Line[24200 53800 22500 55500 2500 2000 "clearline"]
+	Line[49000 58500 51300 58500 1000 2000 "clearline"]
+	Line[51300 58500 56000 53800 1000 2000 "clearline"]
+	Line[65000 94500 65000 87543 1000 2000 "clearline"]
+	Line[65000 87543 64957 87500 1000 2000 "clearline"]
+	Line[39000 88500 39000 91500 1000 2000 "clearline"]
+	Line[39000 91500 34000 96500 1000 2000 "clearline"]
+	Line[34000 96500 19500 96500 1000 2000 "clearline"]
+	Line[38000 53800 38000 61500 1000 2000 "clearline"]
+	Line[38000 61500 39000 62500 1000 2000 "clearline"]
+	Line[49000 72000 53000 72000 1000 2000 "clearline"]
+	Line[53000 72000 56000 69000 1000 2000 "clearline"]
+	Line[77000 50500 77000 55500 1000 2000 "clearline"]
+	Line[77000 55500 78500 57000 1000 2000 "clearline"]
+	Line[92500 50500 92500 56000 1000 2000 "clearline"]
+	Line[92500 56000 90000 58500 1000 2000 "clearline"]
+	Line[90000 58500 86000 58500 1000 2000 "clearline"]
+	Line[86000 58500 85500 58000 1000 2000 "clearline"]
+	Line[71500 87500 71500 100500 1000 2000 "clearline"]
+	Line[78000 95000 81000 95000 1000 2000 "clearline"]
+	Line[81000 95000 85500 90500 1000 2000 "clearline"]
+	Line[7000 55500 11500 55500 1000 2000 "clearline"]
+	Line[11500 55500 16500 60500 1000 2000 "clearline"]
+	Line[16500 60500 16500 61000 1000 2000 "clearline"]
+	Line[31000 70500 34000 70500 1000 2000 "clearline"]
+	Line[34000 70500 38500 75000 1000 2000 "clearline"]
+	Line[38500 75000 75000 75000 1000 2000 "clearline"]
+	Line[75000 75000 82500 67500 1000 2000 "clearline"]
+	Line[95500 70500 88500 77500 1000 2000 "clearline"]
+	Line[88500 77500 33000 77500 1000 2000 "clearline"]
+	Line[16500 61000 33000 77500 1000 2000 "clearline"]
+	Line[40000 65500 25500 65500 1000 2000 "clearline"]
+	Line[25500 65500 17000 57000 1000 2000 "clearline"]
+	Line[17000 57000 17000 53000 1000 2000 "clearline"]
+	Line[17000 53000 13000 49000 1000 2000 "clearline"]
+	Line[13000 49000 2500 49000 1000 2000 "clearline"]
+	Line[2500 49000 1500 50000 1000 2000 "clearline"]
+	Line[1500 50000 1500 90000 1000 2000 "clearline"]
+	Line[1500 90000 2000 90500 1000 2000 "clearline"]
+	Line[7000 90500 7000 95500 1000 2000 "clearline"]
+	Line[8000 75500 19000 75500 1000 2000 "clearline"]
+	Line[19000 75500 23000 79500 1000 2000 "clearline"]
+	Line[2000 90500 27500 90500 1000 2000 "clearline"]
+	Line[27500 90500 34500 83500 1000 2000 "clearline"]
+	Line[34500 83500 45000 83500 1000 2000 "clearline"]
+	Line[45000 83500 45500 84000 1000 2000 "clearline"]
+	Line[45500 84000 45500 87500 1000 2000 "clearline"]
+	Line[7000 85000 27000 85000 1000 2000 "clearline"]
+	Line[27000 85000 30500 81500 1000 2000 "clearline"]
+	Line[39000 62500 42500 62500 1000 2000 "clearline"]
+	Line[42500 62500 44500 64500 1000 2000 "clearline"]
+	Line[44500 64500 71500 64500 1000 2000 "clearline"]
+	Line[71500 64500 79000 57000 1000 2000 "clearline"]
+	Line[63500 69000 63500 64500 1000 2000 "clearline"]
+	Line[30500 81500 100000 81500 1000 2000 "clearline"]
+	Line[100000 81500 104000 85500 1000 2000 "clearline"]
+	Line[23000 79500 100000 79500 1000 2000 "clearline"]
+	Line[100000 79500 104000 75500 1000 2000 "clearline"]
+	Line[90500 65500 104000 65500 1000 2000 "clearline"]
+	Line[85500 90500 107000 90500 1000 2000 "clearline"]
+	Line[107000 90500 109000 88500 1000 2000 "clearline"]
+	Line[95500 70500 109000 70500 1000 2000 "clearline"]
+	Line[109000 88500 109000 60500 1000 2000 "clearline"]
+	Line[109000 60500 104000 55500 1000 2000 "clearline"]
+)
+Layer(7 "outline")
+(
+	Line[0 103000 0 0 1000 2000 "clearline"]
+	Line[0 0 112000 0 1000 2000 "clearline"]
+	Line[112000 0 112000 103000 1000 2000 "clearline"]
+	Line[112000 103000 0 103000 1000 2000 "clearline"]
+)
+Layer(8 "spare")
+(
+)
+Layer(9 "silk")
+(
+	Text[16500 91000 0 100 "Dr" "clearline,onsolder"]
+	Text[29000 86500 0 100 "erzinia" "clearline,onsolder"]
+	Text[56000 7500 0 100 "open hardware" "clearline,onsolder"]
+	Text[2500 7500 0 100 "Power Module" "clearline,onsolder"]
+	Text[41000 7500 0 100 "r1" "clearline,onsolder"]
+	Polygon("clearpoly")
+	(
+		[24289 98450] [24221 98375] [24147 98283] [24089 98163] [24065 98002] 
+		[24080 97895] [24121 97766] [24178 97629] [24246 97496] [24315 97380] 
+		[24378 97294] [24428 97250] [24457 97262] [24505 97441] [24588 97748] 
+		[24697 98075] [24826 98318] [24966 98520] [24997 98644] [24942 98703] 
+		[24829 98709] [24682 98674] [24525 98611] [24386 98533] 
+	)
+	Polygon("clearpoly")
+	(
+		[20497 101546] [20399 101523] [20331 101468] [20363 101331] [20475 100969] 
+		[20658 100405] [20903 99665] [21387 99874] [21273 100245] [21336 100375] 
+		[21494 100473] [21698 100534] [21898 100555] [22106 100494] [22662 100323] 
+		[23514 100058] [24614 99714] [25912 99307] [27359 98852] [28905 98365] 
+		[30501 97862] [32096 97358] [33643 96868] [35092 96408] [36392 95994] 
+		[37494 95641] [38350 95364] [38909 95180] [39123 95103] [39255 94928] 
+		[39284 94743] [39211 94552] [39039 94364] [38884 94294] [38606 94170] 
+		[38247 94011] [37845 93836] [37441 93665] [37075 93518] [36786 93412] 
+		[36615 93368] [36259 93355] [35962 93347] [35590 93401] [35008 93575] 
+		[34550 93728] [34150 93854] [33850 93940] [33695 93971] [33520 93870] 
+		[33328 93541] [33103 93152] [32831 92863] [32500 92661] [32094 92536] 
+		[31662 92429] [31312 92314] [31050 92177] [30830 92018] [30643 91840] 
+		[30214 92306] [29900 92617] [29640 92790] [29401 92839] [29148 92781]